# Investigation of switching mechanism in Ta<sub>2</sub>O<sub>5</sub>-based ReRAM devices

Wonjoo Kim





Forschungszentrum Jülich GmbH Peter Grünberg Institute (PGI) Electronic Materials (PGI-7)

# Investigation of switching mechanism in Ta<sub>2</sub>O<sub>5</sub>-based ReRAM devices

Wonjoo Kim

Schriften des Forschungszentrums Jülich Reihe Information / Information

Band / Volume 50

ISSN 1866-1777

ISBN 978-3-95806-261-0

Bibliographic information published by the Deutsche Nationalbibliothek. The Deutsche Nationalbibliothek lists this publication in the Deutsche Nationalbibliografie; detailed bibliographic data are available in the Internet at http://dnb.d-nb.de.

Publisher and	Forschungszentrum Jülich GmbH
Distributor:	Zentralbibliothek
	52425 Jülich
	Tel: +49 2461 61-5368
	Fax: +49 2461 61-6103
	Email: zb-publikation@fz-juelich.de
	www.fz-juelich.de/zb
Cover Design:	Grafische Medien, Forschungszentrum Jülich GmbH
Printer:	Grafische Medien, Forschungszentrum Jülich GmbH
Copyright:	Forschungszentrum Jülich 2017

Schriften des Forschungszentrums Jülich Reihe Information / Information, Band / Volume 50

D 82 (Diss. RWTH Aachen University, 2017)

ISSN 1866-1777 ISBN 978-3-95806-261-0

The complete volume is freely available on the Internet on the Jülicher Open Access Server (JuSER) at www.fz-juelich.de/zb/openaccess.



This is an Open Access publication distributed under the terms of the <u>Creative Commons Attribution License 4.0</u>, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

## Kurzfassung

Redox-basierte Speicherzellen (Redox-based Resistive Random Access Memory, ReRAM) sind von aktuellem Interesse für hochintegrierbare, kostengünstige, und energieeffiziente nicht-flüchtige Speicher (Non-Volatile Memory, NVM). Im Rahmen dieser Arbeit wurden Ta<sub>2</sub>O<sub>5</sub>-basierte Speicherzellen entwickelt, verschiedener Gesichtspunkte untersucht und hinsichtlich optimiert: (i) Untersuchung der schaltenden Ta<sub>2</sub>O<sub>5</sub>-Schicht, (ii) Einfluss der ohmschen Elektrode, (iii) Entwicklung formierfreier ReRAM-Zellen, (iv) Integration von ReRAM-Zellen und Halbleitertransistoren (MOSFET) und (v) die Implementierung einer modularen arithmetischen Funktion aus ReRAM-Blöcken.

Unterschiedliche Ansätze wurden verfolgt, um die Schalteigenschaften durch Modifikation der Ta<sub>2</sub>O<sub>5</sub> Schicht zu verbessern. Bei der Abscheidung wurde der Effekt verschiedener Leistungen beim Hochfrequenzsputtern untersucht. Ebenso wurden unterschiedliche Materialdicken und  $Ta_2O_5/TaO_x$  - Doppelschichten getestet. Das optimierte Bauteil mit einer 7 nm dicken Ta<sub>2</sub>O<sub>5</sub>-Schicht zeigt eine niedrige Formierspannung (1.8 V), eine akzeptable Schreibspannung (0.8 V) und ein gutes Widerstandsverhältnis  $(R_{OFF}/R_{ON} > 300)$  bei einer hohen Ausdauer von  $10^{6}$  Zyklen ( $V_{\text{RESET}-\text{STOP}} = -2.0$  V) und einer hohen Lebensdauer eines Zustandes von  $10^4$ s bei  $125^{\circ}$ C. Die Schalteigenschaften des Oxids konnten durch die Modulation der Defektdichte im Oxid, welche durch eine Variation der Depositionsrate erfolgte, weiter verbessert werden, wobei die Depositionsraten über die Leistung beim Hochfrequenzsputtern einstellbar sind. Die besten Ergebnisse für eine 7 nm dicke Ta<sub>2</sub>O<sub>5</sub> - Schicht wurden bei einer Leistung von 236 W gemessen, bei der insgesamt stabiles Schalten  $(R_{OFF}/R_{ON} > 800 \text{ bei } V_{RESET-STOP} = -2.2 \text{ V})$ mit hoher Ausdauer und Stabilität der Zustände vorliegt. Wird als schaltendes Oxid eine  $Ta_2O_5(7 \text{ nm})/TaO_x(20 \text{ nm})$ -Bilayer-Schicht verwendet, kann der hochohmige Schaltzustand bei niedriger Strombegrenzung  $(50 \,\mu\text{A})$  durch eine bessere Kontrolle über Defekte in der Ta<sub>2</sub>O<sub>5</sub>-Schicht weiter optimiert werden. Allerdings erhöht sich durch die zugefügte TaO<sub>x</sub>-Schicht-trotz ihrer hohen Leitfähigkeit - die Formierspannung von 1.8 V auf 3.8 V.

In bipolar schaltenden Speicherzellen hängen die Schalteigenschaften nicht nur von den Oxideigenschaften, sondern auch vom Material der ohmschen Elektrode ab. Zu diesem Zweck wurden vier verschiedene Elektrodenmaterialien (W, Ta, Ti und Hf) in eine Ta<sub>2</sub>O<sub>5</sub>-Speicherzelle integriert und untersucht. Für Hf- und Ti-Elektroden ein stabiles Schalten zeigen. Dabei läuft der Resetprozess mit der W- Elektrode schneller ab, wo hingegen der Schaltprozess mit der Ta-Elektrode schneller abläuft. Diese Ergebnisse können auf der Basis von Defektformationsenergien ( $E_{\rm VO}$ ) in der Ta<sub>2</sub>O<sub>5</sub>-Schicht erklärt werden: Die  $E_{\rm VO}$  zur Erzeugung einer Sauerstoffleerstelle in der Ta<sub>2</sub>O<sub>5</sub>-Schicht hängt vom Material der angrenzenden Elektrode ab und beträgt -1.5 eV für die Hf-Elektrode, -0.6 eV für die Ti-Elektrode, 0.1 eV bei einer Ta-Elektrode und 1.4 eV für eine W- Elektrode. Positive  $E_{\rm VO}$  sind die Grundvoraussetzung für stabiles Schalten, da sich bei negativen  $E_{\rm VO}$  die Anzahl der Sauerstoffleerstellen kontinuierlich erhöhen und somit eine nicht-schaltbare

leitende Schicht bilden würde. Höhere positive  $E_{\rm VO}$  begünstigen den Einbau von Sauerstoffionen in die Oxidschicht. Dies erklärt den beobachteten schnelleren Ausschaltvorgang in Speicherzellen mit Wolframelektrode gegenüber dem schnelleren Einschalten in Zellen mit Tantalelektrode.

Parasitäre Kapazitäten in den Speicherelementen führen zu unerwünschten, hohen Entladeströmen, die besonders während des Formierprozesses die Speicherzelle dauerhaft beschädigen können. Daher ist die Reduzierung der Formierspannung auf 0 V sehr wichtig. Solche Speicherzellen werden als formierfreie Speicher bezeichnet. Formierfreie Speicher konnten in dieser Arbeit für unterschiedlich schaltende Oxidmaterialien (HfO<sub>2</sub>, Ta<sub>2</sub>O<sub>5</sub>) und verschiedene Depositionsmethoden (PVD, ALD) durch Ionenimplantation von Sauerstoff (Dosis:  $5.0 \times 10^{15}$ /cm<sup>2</sup> bei 30 keV) und Stickstoff (Dosis:  $1 \times 10^{15}$ /cm<sup>2</sup> bei 30 keV) realisiert werden. Dadurch konnten die Formierspannungen in HfO<sub>2</sub>-Zellen von 3.8 V (ALD-HfO<sub>2</sub>) und 1.8 V (PVD-Tao) auf jeweils 0V gesenkt werden. Dabei bleiben die Schalteigenschaften der Speicherzellen (das  $R_{\rm OFF}/R_{\rm ON}$  - Verhältnis, die Lebensdauer sowie die Stabilität der eingeschriebenen Zustände) vergleichbar zu den Zellen ohne Ionenimplantation. Um hohe Entladeströme durch die Formierungs- und Einschaltprozesse zu vermeiden, wurden die Speicherzellen in MOSFET-Strukturen integriert. Dies schafft die Möglichkeit, das inhärente Schalten der Zellen zu betrachten, indem das intrinsische nicht-lineare (NL) Verhalten der  $Ta_2O_5$  - Schichten in einer 1T-1R-Konfiguration mit kontrollierten Strombegrenzungswerten  $(I_{CC})$  analysiert wird. Die Nicht-Linearität wächst bei sinkendem Begrenzungsstrom. Die höchste Nicht-Linearität hat einen Wert von 12 und wurde bei einer Strombegrenzung von  $3\,\mu\text{A}$  gemessen. Dabei ist sie unabhängig von der Oxiddicke (7 nm, 13 nm) oder der Zellgröße (85 nm, 105 nm, 135 nm).

Abschließend wird ein neuer Ternärer-Modulo-Addierer Algorithmus, der auf einem ternären Zahlensystem basiert und Modulo-Operationen nutzt, für ReRAM Zellen mit mehreren Zuständen (Multilevel) gezeigt. Zur Überprüfung konnte die Addition von zwei 2-stelligen ternären Zahlen  $\mathbf{p} = p_1 p_0 = 21$  und  $\mathbf{q} = q_1 q_0 = 22$ mit drei Multilevelzellen ausgeführt werden. Die hierfür genutzten Zellen besitzen eine W-ohmsche Elektrode und sieben Speicherzuständen in einem Bereich von  $1.1 k\Omega$  bis 4.0  $M\Omega$ . Basierend auf dem vorgestellten Algorithmus werden für die Übertrags- und Summenberechnung die Operanden p und q stellenweise an die Elektroden angelegt und das Ergebnis als Zustand der Zelle gespeichert. Damit eine gleichmäßige Schrittweite der Eingangsoperanden vorliegt, werden die Eingangsspannungen unter Zuhlfenahme von einer Offsetspannung berechnet.

### Abstract

Redox-based Restive Random Access Memory (ReRAM) has recently received strong attention due to its potential payout toward high density, low-cost, low-energy NVMs. Development and understanding of  $Ta_2O_5$  based ReRAM devices in this research work have been made under following experiments, (i)  $Ta_2O_5$  switching layer, (ii) ohmic electrode, (iii) Forming-free ReRAM devices, (iv) ReRAM and MOSFET integration, and (v) implementation of modular arithmetic function.

In order to optimize the  $Ta_2O_5$  switching layer, various approaches such as the effects of RF sputtering power in Ta<sub>2</sub>O<sub>5</sub> deposition, the thickness effect of Ta<sub>2</sub>O<sub>5</sub> switching layer, and the Bi-layer  $(Ta_2O_5 / TaO_x)$  structure have been made. The optimized 7 nm-thick  $Ta_2O_5$  ReRAM device shows lower  $V_{FORM}$  (1.8 V), reasonable  $V_{\text{SET}}$  (0.8 V) with large memory window  $(R_{\text{OFF}}/R_{\text{ON}} > 300 \text{ at})$  $V_{\text{RESET}-\text{STOP}} = -2.0 \text{ V}$ , stable endurance up to  $10^6 \text{ cycles } (@1.0 \,\mu\text{s})$  and good retention at  $125 \,^{\circ}$ C for  $10^4$  seconds. Further, defect density in the switching oxide can also affect the switching properties of ReRAM devices and a modulation of defect density is possible by deposition rate variation. The layer deposition rate changes depending on RF sputtering power of  $Ta_2O_5$  layer. The best RF power condition (236 W) at given layer thickness (7 nm) was found in terms of memory window  $(R_{\text{OFF}} / R_{\text{ON}} > 800 \text{ at } V_{\text{RESET}-\text{STOP}} = -2.2 \text{ V})$  with high reliability (retention and endurance) performance. By introducing optimal Bi-layer  $(Ta_2O_5/TaO_x)$  stack in  $Ta_2O_5$  ReRAM device, the  $R_{OFF}$  performance further improves with 7.0 nm-thick  $Ta_2O_5/20$  nm-thick  $TaO_x$  at low  $I_{CC}$  level (50  $\mu$ A) due to a better control of defects in the  $Ta_2O_5$  switching layer. However, the  $V_{\text{FORM}}$  of the Bi-layer increases from 1.8 V to 3.8 V in spite of highly conductive nature of TaO<sub>x</sub> layer.

In bipolar resistive switching device, the performance is not only the function of oxide layer but also the ohmic electrode. Thus, the effect of ohmic electrode (OE) materials (W, Ta, Ti and Hf) in the Ta<sub>2</sub>O<sub>5</sub> ReRAM device is analyzed. Early RESET failure has been observed from Hf-electrode and Ti-electrode while stable switching (RESET-SET) is shown from W-electrode and Ta-electrode. The faster RESET speed is observed with W-electrode compared with Ta-electrode in order to achieve similar  $R_{\text{OFF}}$  state. On the contrary, the SET speed is faster with Ta-electrode compared with W-electrode. The results can be explained with defect formation energy  $(E_{\rm VO})$  in Ta<sub>2</sub>O<sub>5</sub> layer. The  $E_{\rm VO}$  for the Ta<sub>2</sub>O<sub>5</sub> layer is estimated to be -1.5 eV for Hf-electrode, -0.6 eV for Ti-electrode, 0.1 eV for Ta-electrode and 1.4 eV for W-electrode. A positive  $E_{\rm VO}$  is required for stable switching, as the negative  $E_{\rm VO}$  would result in a continuous increase of oxygen vacancy defect, V<sub>O</sub> in the switching film, resulting in a non-switchable, conducting film. For the positive  $E_{\rm VO}$ , the higher  $E_{\rm VO}$  with W-electrode favors incorporation of the oxygen ions into the switching oxide layer decreasing the total amount of the  $V_{\rm O}$  inside the switching oxide, therefore the RESET speed becomes faster with W-electrode. On the contrary, the lower  $E_{\rm VO}$  with Ta-electrode can increase the amount of the V<sub>O</sub>

inside the Ta<sub>2</sub>O<sub>5</sub> layer, thus the SET speed becomes faster with Ta-electrode.

Since the high  $V_{\rm FORM}$  can damage ReRAM devices especially in passive array configuration due to high overshoot current from its corresponding high parasitic discharge, it is highly required to reduce the  $V_{\rm FOBM}$  to 0 V i.e. forming-free. True forming-free devices are realized regardless of switching oxide material (Ta<sub>2</sub>O<sub>5</sub>, HfO<sub>2</sub>) and its deposition methods (PVD, ALD) by optimized O<sub>2</sub> IIP  $(5.0 \times 10^{15} / \text{cm}^2 \text{ at } 30 \text{ keV})$  and N<sub>2</sub> IIP  $(1.0 \times 10^{15} / \text{cm}^2 \text{ at } 30 \text{ keV})$ . The V<sub>FORM</sub> has been reduced from 3.8V (ALD-HfO<sub>2</sub>), 1.8V (PVD-Ta<sub>2</sub>O<sub>5</sub>) to 0V. And the forming-free ReRAM devices with the O<sub>2</sub> IIP show comparable electrical performances in  $R_{\rm OFF}/R_{\rm ON}$  ratio, data retention and endurance. Next, ReRAM device is integrated with MOSFET in order to study the inherent switching property of device by inhibiting the unwanted overshoot current from the forming and SET process. Therefore, intrinsic non-linearity (NL) property of  $Ta_2O_5$ ReRAM is analyzed in 1T-1R configuration with controlled  $I_{\rm CC}$  levels. As the  $I_{\rm CC}$ level decreases, the corresponding NL increases. The highest NL value of 12 is achieved from the  $I_{\rm CC} = 3.0 \,\mu {\rm A}$ . The switching layer thickness (7.0 nm, 13 nm) and device size (85 nm, 105 nm, 135 nm) of the ReRAM devices do not show an impact on the NL value.

In the end, a new generic application of ReRAM devices is demonstrated. The resistor logic of ternary arithmetic is successfully proven with sum of two Trit modular addition with the ternary numbers,  $\mathbf{p} = p_1p_0 = 21$  and  $\mathbf{q} = q_1q_0 = 22$ . Because the sum output  $\mathbf{z} = \mathbf{z}_2\mathbf{z}_1\mathbf{z}_0$  needs three Trit digits, three ReRAM devices are required for this operation. Therefore, W-OE based Ta<sub>2</sub>O<sub>5</sub> ReRAM array (1 × 3) with multi-state (7-states) realization from each device is used to implement the modular arithmetic. The used resistances for the 7-states range from  $1.1 k\Omega$  to  $4.0 M\Omega$ . Based on the proposed schemes for the calculation of carry and sum, the logic operands p and q are applied to top electrode (TE) and bottom electrode (BE), respectively. An OFFSET voltage ( $V_{\text{OFFSET}}$ ) is used to enable an equal stepping of operand voltages.

### Acknowledgement

This thesis would not have been possible without the support of many people. I would like to thank all of them.

First of all, I would like to thank Prof. Dr. Rainer Waser for giving me this great opportunity to work within his institute (PGI-7), Forschungszentrum Jülich. In the highly promising field of non-volatile memory research, he gave me a freedom to follow my research interests. His inspiring ideas and fruitful discussions were very helpful.

Furthermore, I want to express my sincere gratitude to Prof. Dr. Georg Roth and Prof. Dr. Regina Dittmann for agreeing to be my co-supervisors.

I want to deliver my deep appreciation to Dr. Vikas Rana for his guidance of my research works into the right direction. Also, I would like to thank Dr. Dirk Wouters for his great scientific support and countless discussions.

To Dr. Stefan Menzel and Dr. Eike Linn, I express my gratitude for the discussions regarding the interpretation of the experimental results. To Thomas Breuer, Bernd Rösgen, Anne Siemon and Dr. Florian Lentz, I want to thank them for their kind cooperation.

Special thanks goes to René Borowski for his support in the clean room work including the dry etching, thin film deposition and many other processing steps. I thank Dr. Stefan Trellenkamp for the e-beam writing and Dr. Paul Meuffels for the XRR measurement. For the photolithographic processing I would like to thank Alfred Steffen and Mirka Grates.

Without the technical support, my research would not have been possible. Therefore, I want to thank Marcel Gerst, Stefan Masberg, and Jochen Friedrich.

I thank my family for their patience during the last years. My sincere gratitude goes to my wife for her trust and countless supports. I want to thank my kid for bringing so much joy and strength into my life.

# Contents

1	Intr	oducti	duction	
	1.1	Scope	of this work	4
<b>2</b>	Prii	Principles of Resistive Random Access Memory (ReRAM)		7
	2.1	Redox	-based resistive memory	8
		2.1.1	Valence change memory: VCM	8
		2.1.2	Electrochemical metallization memory: ECM	10
		2.1.3	Thermochemical Memory: TCM	12
3	Dev	elopm	ent of $Ta_2O_5$ switching oxide	13
	3.1	Effects	s of RF sputtering power in ${\rm Ta}_2{\rm O}_5$ switching oxide $\ .$	13
		3.1.1	Device Fabrication	14
		3.1.2	$R_{\text{initial}}, V_{\text{FORM}}$ and $1^{\text{st}}$ reset current $\ldots \ldots \ldots \ldots$	15
		3.1.3	$V_{\text{RESET-STOP}}$ Effects on Device Performance $\ldots \ldots$	17
		3.1.4	$I_{\rm CC}$ Effects on Device Performance $\ldots \ldots \ldots \ldots$	21
		3.1.5	Multi-Level-Cell (MLC) Realization	22
		3.1.6	Endurance and Retention of RF40% sputtered ReRAM	
			Device	26
		3.1.7	Summary of this section	26
	3.2	$\mathrm{Ta}_{2}\mathrm{O}_{5}$	Switching Layer Thickness Effect $\hfill \ldots \ldots \ldots \ldots$ .	27
		3.2.1	Device Fabrication	27
		3.2.2	$R_{\rm initial}$ and $V_{\rm FORM}$	28
		3.2.3	$V_{\text{RESET-STOP}}$ Effects on Device Performance $\ldots \ldots$	30
		3.2.4	$I_{\rm CC}$ Effects on Device Performance $\hfill \ldots \hfill \hfill \ldots \hfill \hfill \ldots \hfill \ldots \hfill \ldots \hfill \ldots \hfill \ldots \hfill \hfill \ldots \hfill \ldots \hfill \ldots \hfill \ldots \hfill \ldots \hfill \ldots \hfill \hfill \hfill \ldots \hfill \hfill \ldots \hfill \hfill \hfill \hfill \ldots \hfill \hfil$	34
		3.2.5	Data Retention Comparison at $125^\circ\mathrm{C}$	35
		3.2.6	Summary of this section $\ldots \ldots \ldots \ldots \ldots \ldots \ldots$	35

	3.3	3 Bi-layer $(Ta_2O_5/TaO_x)$ ReRAM Device		37
		3.3.1	Device Fabrication	37
		3.3.2	$R_{\rm initial}$ and $V_{\rm FORM}$	39
		3.3.3	$V_{\text{RESET-STOP}}$ Effects on Device Performance	40
		3.3.4	$I_{\rm CC}$ Effects on Device Performance $\hfill \ldots \hfill \hfill \ldots \hfill \hfill \ldots \hfill \ldots \hfill \ldots \hfill \ldots \hfill \ldots \hfill \hfill \hfill \hfill \hfill \ldots \hfill \hfill$	41
		3.3.5	Retention Comparison at 125°C	45
		3.3.6	Summary of this section	45
	3.4	Conclu	usion of this chapter	46
4	Ohr	nic ele	$ {\bf ctrode \ for \ Ta}_2 {\bf O}_5 \ {\bf ReRAM} $	47
	4.1	Role o	f ohmic electrodes (Ta, W, Hf, Ti) $\hfill \ldots \hfill \hfill \ldots \hfill \ldots \hfill \hfill \ldots \hfill \hfill \ldots \hfill \h$	47
		4.1.1	Fabrication	50
		4.1.2	$\mathbf{V}_{\mathbf{O}}$ defect formation energies and $V_{\mathrm{FORM}}$	51
		4.1.3	$\mathrm{V}_\mathrm{O}$ defect formation energies and early RESET failures .	52
		4.1.4	RESET process $(V_{\text{RESET-STOP}} \text{ vs. } R_{\text{OFF}}) \dots \dots \dots$	53
		4.1.5	SET performance	56
		4.1.6	Theoretical explanation $\ldots \ldots \ldots \ldots \ldots \ldots \ldots$	57
		4.1.7	Endurance and retention	61
		4.1.8	3-Bit Multi-Level-Cell with W-OE	61
		4.1.9	Summary of this section	62
	4.2	Role of Ta-OE thickness		63
		4.2.1	Device fabrication	63
		4.2.2	Forming voltage	64
		4.2.3	Current compliance effect $\ldots \ldots \ldots \ldots \ldots \ldots$	65
		4.2.4	$V_{\text{RESET-STOP}}$ effect	67
		4.2.5	Data retention time	68
		4.2.6	Summary of this section	68
	4.3	Conclu	usion of this chapter	69
<b>5</b>	For	ming H	Free ReRAM Device	71
	5.1	Stack	engineering of $Ta_2O_5$ ReRAM for $V_{FORM}$ lowering	71
		5.1.1	Thickness reduction: Ta-OE vs. $Ta_2O_5$	71
		5.1.2	Device performance: ${\rm Ta}_2{\rm O}_5$ thickness reduction $\ .$	72
	5.2	Lower	ing $V_{\text{FORM}}$ with RTA process	73
		5.2.1	Electrical characteristics	75

		5.2.2	RESET behaviors	75
		5.2.3	Effects of $I_{\rm CC}$	76
		5.2.4	Endurance and retention	77
		5.2.5	Summary of this section	78
	5.3	Formi	ng-free ReRAM devices	78
		5.3.1	Device fabrication with $O_2$ IIP	79
		5.3.2	Reactive PVD-Ta $_2\mathrm{O}_5$ ReRAM device: forming behavior .	81
		5.3.3	Reactive PVD-Ta <sub>2</sub> O <sub>5</sub> ReRAM device: $I_{\rm CC}$ and $V_{\rm RESET}$	
			effects	83
		5.3.4	Reactive PVD-Ta $_2O_5$ ReRAM device:	
			endurance and retention $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots$	85
		5.3.5	Plasma enhanced ALD-HfO <sub>2</sub> ReRAM device:	
			forming behavior $\ldots$ $\ldots$ $\ldots$ $\ldots$ $\ldots$ $\ldots$ $\ldots$ $\ldots$	86
		5.3.6	Plasma enhanced ALD-HfO <sub>2</sub> ReRAM device:	
			$R_{\rm OFF}/R_{\rm ON}$ and $V_{\rm SET}$ at $I_{\rm CC}{=}50\mu{\rm A}$	88
		5.3.7	Physical effect of $\mathrm{O}_2$ IIP $\hfill \ldots \hfill \hfill \ldots \hfill \hfill \ldots \hfill \ldots \hfill \hfill \ldots \hfill \hfill \ldots \hfill \hfill \hfill \ldots \hfill \hfill \hfill \ldots \hfill \h$	89
		5.3.8	Forming-free with N <sub>2</sub> IIP	90
		5.3.9	Summary of this section	91
	5.4	Conclu	usion of this chapter	91
6 MOSFET-ReRAM Integration		-ReRAM Integration	93	
	6.1	Device	e Fabrication in 1T-1R	93
	6.2	$I-V \subset$	haracteristics of ReRAM	95
	6.3	AC No	on-Linearity (AC-NL) Analysis	97
		6.3.1	Definition of NL	97
		6.3.2	AC-NL Measurement	98
	6.4	Conclu	usion of this chapter $\ldots \ldots 1$	00
7	Res	istor lo	ogic: Ternary Arithmetic 10	01
	7.1	Conce	pt of Modular Arithmetic	01
	7.2	Device	- e Fabrication	03
	7.3	Basic	ReRAM Funcitonality	04
	7.4	Develo	opment of modular arithmetic working principle 1	06
	7.5	Proof-	of-concept	08
	7.6	Schem	atics of Operation and Truth Table	10

	7.7	Discussion	112			
	7.8	Conclusion of this chapter	114			
	7.9	Supplementary	114			
8	Conclusions					
	8.1	Development of $Ta_2O_5$ switching oxide $\ldots \ldots \ldots \ldots \ldots$	119			
	8.2	Ohmic electrode for $Ta_2O_5$ ReRAM	120			
	8.3	Forming free ReRAM device	120			
	8.4	MOSFET-ReRAM integration	121			
	8.5	Resistor logic: ternary arithmetic	121			
	8.6	Outlook	122			
Bi	Bibliography 138					

# Chapter 1

# Introduction

Cost reduction is the main driving force for steadily increasing integration densities in the non-volatile memory business. Non-volatile memory (NVM) can retrieve the stored information even after power of system is turned off. For the last decade, NAND Flash memory has been a dominant player in NVM markets due to its smaller feature size  $(4F^2)$  with simple memory cell structure. The method of choice to decrease cost of NAND Flash memory is to integrate more and more devices on the same area. However, NAND Flash memory is approaching its physical limits for multi-level capability, data retention, and etc..

Thus, new NVM concepts, which do not rely on charge storage like NAND Flash, are in the focus of nowadays research. Recently, Redox-based Resistive Random Access Memory (ReRAM) has been considered as a strong candidate for next generation memory application due to its simple device structure with excellent performance in terms of high memory window, good retention and excellent endurance with fast switching. The concept of ReRAM relies on the resistive switching effect where simple Metal-Insulator-Metal (MIM) devices can switch their resistance over several orders of magnitude. This change in resistance is non-volatile but reversible and can be triggered by appropriate voltage application.

Studies have shown that the region responsible for the change in resistance is very small, offering a tremendous potential in further down-scaling to the limit where NAND Flash cannot reach. Additionally, the device structure of these elements is a much simpler two terminal structure while Flash memory needs three terminals. Especially, Ta<sub>2</sub>O<sub>5</sub> -based ReRAMs draw a significant attention since they have demonstrated an excellent performance in term of higher endurance (>10<sup>12</sup>), long retention at low current operation and fast switching [1–3]. The easiest and most area efficient structure is the passive crossbar array without a select transistor at each storage node, contrary to current charge based memory devices (NAND/NOR Flash memories). In addition, the ReRAM has gained strong attention in new pioneering research

areas to realize logic functionality [4, 5], intrinsic modular arithmetic using a ternary number system [6-10] and the functionality of neurons in the human brain [11, 12].

#### 1.1 Scope of this work

The main focus of this work is to find out how each device parameter such as  $Ta_2O_5$  thickness, Bi-layers ( $Ta_2O_5$  - $TaO_x$ ),  $Ta_2O_5$  sputtering power, Ta-OE thickness, and OE-materials can impact the performance of ReRAM devices in terms of switching cycles, memory window, non-linearity and reliability (retention and endurance). And also a capability for ternary arithmetic is shown with  $Ta_2O_5$  ReRAM.

In the following chapter, an overview on the redox-based resistive switching and the corresponding materials is given. The development of switching oxide stack is analyzed in in Chapter 3 with following three sections. Sputtering parameters of the  $Ta_2O_5$  and thickness of switching oxide layer will be discussed more in detail. After the optimization of switching oxide layer and the device properties, new type of switching stack with Bi-layer ( $Ta_2O_5 - TaO_x$ ) will be introduced and impact of  $TaO_x$  layer on the ReRAM device performance will be shown.

- Effects of RF sputtering power in Ta<sub>2</sub>O<sub>5</sub> switching oxide
- Ta<sub>2</sub>O<sub>5</sub> switching layer thickness effect
- Bi-layer (TaO<sub>x</sub>/Ta<sub>2</sub>O<sub>5</sub>) ReRAM Device

In chapter 4, effects of ohmic electrode (Ta, W, Hf, Ti) and thickness variation of Ta-ohmic electrode in  $Ta_2O_5$  ReRAM will be discussed in two

sections.

- Role of ohmic electrodes (Ta, W, Hf, Ti)
- Thickness effect of Ta-OE

Defect formation energy for each ohmic electrode and thickness of Ta-ohmic electrode in  $Ta_2O_5$  will be discussed. Difference of defect formation energy can affect the switching parameters such  $V_{\rm FORM}$ ,  $V_{\rm SET}$ ,  $V_{\rm RESET}$  and the switching speed of RESET and SET process. Various device fabrication parameters of  $Ta_2O_5$  ReRAM devices to reduce the forming voltage such as switching layer thickness and OE thickness, rapid thermal annealing (RTA) at different temperature in oxygen ambient and a new method to achieve a forming-free ReRAM devices will be discussed in Chapter 5 with three sections.

- Stack engineering of Ta<sub>2</sub>O<sub>5</sub> ReRAM
- Lowering forming voltage with RTA process
- Forming-free ReRAM devices

In chapter 6, the ReRAM device is integrated with MOSFET device and the different characteristics of  $Ta_2O_5$  based ReRAM in 1T-1R configuration are studied. The device parameters such as forming voltage, Non-Linearity and resistance ratio are analyzed at various current compliance levels for different device sizes and switching layer thicknesses.

The realization of an intrinsic modular arithmetic using a ternary number system has been made based on 7-states resistance levels of  $Ta_2O_5$  ReRAM device in chapter 7.

Finally, the conclusion of the performed work and suggestion of future work are given in chapter 8.

#### 1 Introduction

## Chapter 2

# Principles of Resistive Random Access Memory (ReRAM)

A resistive switching (RS) memory is a two-terminal resistor device where the resistance state can be changed electrically between low-resistance state (LRS) and high-resistance state (HRS) based on how the resistor device is programmed as shown in Fig. 2.1. There are a couple of different RS memory types such as phase change memory, redox-based resistive memory, magnetoresistive memory and etc.. In this study, a focus will be made on the redox-based resistive memory.



Figure 2.1: Schematic of a two-terminal RS memory element that can be switched between LRS and HRS.

#### 2.1 Redox-based resistive memory

There are three major RS memory types in the redox-based resistive random access memory (ReRAM) memories, valence change memory (VCM), electrochemical memory (ECM) and thermochemical memory (TCM). A simple difference between ECM and VCM/TCM is that the conductive filament is induced by a metal ions (cation) migration in ECM while by an oxygen migration in VCM/TCM [13,14].

#### 2.1.1 Valence change memory: VCM



Figure 2.2: Cross-sectional structure of VCM cell, a OE is introduced to the TE side to induce an oxygen exchange reaction and generate an initial concentration of defects (i.e., oxygen vacancies) serving as a reservoir for the SET and RESET processes.

Fig. 2.2 shows a schematic of VCM cell and transition metals for TMO are Hf [15, 16], Ta [1, 2], Ti [17], or many others. The ohmic electrode (OE) also consists of the same transition metal used for TMO or different transition metals, e.g., a Ti/HfO<sub>2</sub> stack [18], or the same, e.g., a Hf/HfO<sub>2</sub> stack [19]. The use of the OE has been shown to improve switching since it allows the forming voltage ( $V_{\rm FORM}$ ) to be controlled. The OE acts as oxygen getter introducing oxygen vacancies and other types of defects in the TMO layer. The enhanced defect concentration causes a higher leakage current in the initial condition before forming, which can produce lower  $V_{\rm FORM}$ . The valence change memory

(VCM) operates based on the internal changes of the transition metal oxide in between two electrodes and the changes are related to intrinsic defects of transition metal oxide. The mobile defects are oxygen vacancies or cation interstitials. The local motion of these defects induces a local valence change of the cations triggering a resistance switching [13, 20].



Figure 2.3: Illustration of VCM cell change during SET (B) and RESET (D) processes. Reprinted with permission of the authors [21].

Due to the large variety of defects present in dielectrics and their capability to alter the electrical properties in response of their motion, the resistive swtiching is observed in various oxides, including large bandgap dielectrics, most of the existing transition metal oxides (HfO<sub>2</sub>, WO<sub>3</sub>, TiO<sub>2</sub>, Ta<sub>2</sub>O<sub>5</sub>, ZnO<sub>2</sub>), and perovskites (SrTiO<sub>3</sub>) [14, 20].

The switching mechanism in VCM is based on the generation and migration of oxygen vacancies [22] through a field-assisted thermally activated hopping. VCM cells switch in a filamentary mode under bipolar operation conditions, with set and reset controlled by opposed drift of the ionic defects, in combination with redox reactions at electrode interfaces as shown in Fig. 2.3. Typically, VCM requires an forming step as an initialization of cell since it remains highly resistive at the initial state. Therefore, the  $V_{\rm FORM}$  is higher



Figure 2.4: Typical I-V curves of Forming, RESET and SET in VCM based Ta<sub>2</sub>O<sub>5</sub> ReRAM device.

than the voltages required for SET and RESET. Typical IV curves of bipolar filamentary switching (Forming, RESET and SET) for VCM cell is shown in Fig. 2.4.

#### 2.1.2 Electrochemical metallization memory: ECM

In electrochemical metallization memory (ECM), the insulator material is an oxide or solid electrolyte such as chalcogenide thin film [21,23] and one of the cell electrodes is made of an electrochemically active metal (such as Cu or Ag) while the other electrode is consisted of inert auxiliary electrode e.g. Pt, Ir, W. As shown in Fig. 2.6. During SET process, a positive voltage is applied to the active electrode leading to an oxidation (dissolution) of the electrode material while a deposition of metal (Ag or Cu) at the auxiliary electrode. Due to the high electric field, the deposited metal propagates in a filamentary form and it creates a short circuit in the cell, defining the low resistive ON state [24–26]. During RESET process, the filament can be dissolved by applying a voltage of an opposite polarity to turn the cell back in the high resistive OFF state [27].



Figure 2.5: Cross-sectional structure of ECM cell, the metallic AE on the TE side consists of Ag, Cu, or alloys containing high-mobility metals to enable migration of those metallic ions and conductive filament (CF) (dis)connection in the solid electrolyte.



Figure 2.6: Illustration of ECM cell change during SET ((A)-(D)) and RESET (E) processes. Reprinted with permission of the authors [21].

#### 2.1.3 Thermochemical Memory: TCM

Thermochemical switching relies on the material change within the functional layer without involvement of any electrode. As the switching is based on thermal effects, it is unipolar, i.e., the transitions between the resistive states can be induced by the same bias voltage polarity [28, 29]. Conductive filaments are formed during the electroforming process needed prior to memory switching. The forming process is initiated by the dielectric breakdown of the oxide and subsequent Joule's heating creating a filamentary conducting path between the two metallic electrode. The reason for the change in the resistance of CF during Forming and SET is reduction of the oxide within the filament creating better conducting suboxide phases or if the oxygen deficiency is high enough, metallic phase. The RESET transition can be described as a thermally activated solid-state process resulting in a local decrease of the metallic species. In order to stabilize the switching, a current limiter is used to prevent thermal breakdown of the conduction path.

NiO has been a typical material for resistive switching based on the TCM effect [28]. In NiO based metal insulator metal (MIM) structures, the stoichiometric oxide is thermochemically reduced to impure metallic Ni during the Forming and SET processes. The RESET process is carried out with lower voltage compared to the SET process.

## Chapter 3

# Development of $Ta_2O_5$ switching oxide

In this chapter, sputtering parameters of the  $Ta_2O_5$  and thickness of switching oxide layer will be discussed in detail. After the material and the device properties optimization, new type of switching stack with Bi-layer ( $Ta_2O_5 - TaO_x$ ) will be introduced and impact of  $TaO_x$  layer on the ReRAM device performance will be shown.

## 3.1 Effects of RF sputtering power in $Ta_2O_5$ switching oxide

In order to activate the resistive switching in the Ta<sub>2</sub>O<sub>5</sub> ReRAM device, an electroforming step is required in which a conductive filament (CF) containing a high concentration of oxygen vacancies is formed [30, 31]. The forming voltage ( $V_{\rm FORM}$ ) is generally proportional to initial resistance state ( $R_{\rm initial}$ ) of the device [32] and is much higher than the switching voltage [33]. The high  $V_{\rm FORM}$  can cause unstable resistance switching or degraded reliability [34]. Stable switching performance depends on controlled CF formation [35, 36]. Uncontrolled size of the CF can be caused by the high  $V_{\rm FORM}$  due to increased parasitic capacitance discharge especially in passive array of ReRAM devices. Therefore, it is highly important to investigate, which process parameter in the Ta<sub>2</sub>O<sub>5</sub> ReRAM can control the  $R_{\rm initial}$  and  $V_{\rm FORM}$  along with high switching performance such as off-state resistance

 $(R_{\text{OFF}})$  and on-state resistance  $(R_{\text{ON}})$  ratio, endurance and retention. Thickness reduction of switching oxide is one of the options to lower the  $V_{\text{FORM}}$  [19]. However, the approach causes higher leakage in the device and degrades the resistance window  $(R_{\text{OFF}}/R_{\text{ON}})$ , reliability and retention properties. Optimizing switching oxide by relative oxygen flow amount during reactive sputtering has been reported [37, 38]. However, it is difficult control the oxygen partial pressure during film deposition with flow control [39–41] and the uncontrolled film deposition can lead to hard forming process, resulting in an unstable switching, or sometimes, the devices become too conductive to realize the stable switching due to reset failures [39], [42]. Here, we report an alternative way to optimize the Ta<sub>2</sub>O<sub>5</sub> thin-film for the reduction of the  $V_{\text{FORM}}$  and stable ReRAM performance by tailoring the reactive sputtering power (RF) during Ta<sub>2</sub>O<sub>5</sub> film deposition at fixed oxygen flow. The thin-film growth rate is controlled by the sputtering RF power.

#### 3.1.1 Device Fabrication

A bottom electrode (BE) with 30 nm-thick Pt is patterned on top of 430 nmthick thermally grown SiO<sub>2</sub> layer from silicon wafer and 7 nm-thick Ta<sub>2</sub>O<sub>5</sub> is deposited by reactive sputtering under process gas mixture of Ar (77%) and oxygen (23%) with 5 different conditions of RF power (116W, 176W, 236W, 296W, 356W) at the chamber pressure of  $2.3 \times 10^{-2}$  mbar. Regardless of RF power, a constant 7 nm-thick Ta<sub>2</sub>O<sub>5</sub> has been deposited based on pre-calculated deposition rate for each RF condition. Without breaking the vacuum, 7 nmthick Ta ohmic electrode and 25 nm-thick Pt are deposited by RF and DC sputtering, respectively. All depositions are performed at room temperature. Next, the top electrode (TE) is etched down with Reactive Ion Beam Etching (RIBE).

A TEM image of device stack from RF40% condition is shown in Fig. 3.1(a) confirming the amorphous nature of the Ta<sub>2</sub>O<sub>5</sub> layer and its thickness to be 7 nm. Fig. 3.1(b) shows the SEM images of the Ta<sub>2</sub>O<sub>5</sub> based ReRAM device with  $2\times 2 \ \mu m^2$  size. 5 different RF power conditions for the Ta<sub>2</sub>O<sub>5</sub> sputtering with corresponding deposition rate are shown in Fig. 3.1(c) and the deposition rate is linearly dependent on the RF sputtering power in Fig. 3.1(d).

The  $Ta_2O_5$  film thickness has been verified by X-ray reflectometry (XRR).



Figure 3.1: (a)TEM images of the Pt/Ta<sub>2</sub>O<sub>5</sub>/Ta/Pt ReRAM devices confirming target thickness of the corresponding layers. (b) Scanning electron microscopy image of the ReRAM device in crossbar configuration with inset image showing the device  $2 \times 2\mu m^2$  device. (c) deposition rate for each RF power. (d) linear correlation between Ta<sub>2</sub>O<sub>5</sub> deposition rate and the corresponding RF powers

The device electrical characterization has been performed with Agilent B1500A parameter analyzer for DC measurement and Keithley 4200SCS for AC measurement.

#### 3.1.2 $R_{\text{initial}}, V_{\text{FORM}}$ and $1^{\text{st}}$ reset current

The box plots of initial resistance  $(R_{\text{initial}})$  and forming voltage  $(V_{\text{FORM}})$  for all RF power conditions are shown in Fig. 3.2(a) based on 50 devices for each RF power. The highest  $R_{\text{initial}}$  is observed from the RF20% (116W, 80 GΩ) and then the  $R_{\text{initial}}$  starts decreasing rapidly up to 300 kΩ with RF30% (176W). The RF40% (236W) shows the lowest  $R_{\text{initial}} = 50 k\Omega$  and then, the resistance starts increasing again from RF50% (296W). The RF60% (356W) has the 2nd highest  $R_{\text{initial}}$  (4  $M\Omega$ ) with wider distribution range. A similar trend is observed from the  $V_{\text{FORM}}$  in dark gray. The RF20% (116W) shows the highest  $V_{\text{FORM}} = 3.8$  V and the forming voltage decreases abruptly with



Figure 3.2: (a) Dependence of  $R_{\text{initial}}$  and  $V_{\text{FORM}}$  on the RF sputtering power for the TaO<sub>x</sub> thin-film deposition. (b) Dependence of 1st reset current ( $I_{\text{RESET}}$ ) on the RF sputtering power for the Pt/TaO<sub>x</sub>/Ta/Pt ReRAM devices.

RF30% (176W,  $V_{\rm FORM} = 1.8 \,\rm V$ ). The RF40% (236W) has the lowest  $V_{\rm FORM} = 1.6 \,\rm V$  and after that, the forming voltage starts increasing with RF50% (296W,  $V_{\rm FORM} = 1.9 \,\rm V$ ). The RF60% (356W) has the 2nd highest  $V_{\rm FORM} = \sim 2.3 \,\rm V$  with wider distribution range. In overall, the RF20% (116W) and RF60% (356W) show distinctively higher  $R_{\rm initial}$  and  $V_{\rm FORM}$  than the other conditions.

The  $1^{st}$  reset current  $(I_{RESET})$  after the forming is compared for different RF

power condition since it shows a strong correlation with the  $V_{\text{FORM}}$ , shown in Fig. 3.2(b). Increased 1<sup>st</sup>  $I_{\text{RESET}}$  for higher  $V_{\text{FORM}}$  is expected due to the parasitic discharges during the forming process. The devices having RF20% condition show the highest 1<sup>st</sup>  $I_{\text{RESET}}$  (3.8mA),while the lowest  $I_{\text{RESET}}$  is observed from the RF40% (1.7mA). The non-monotonic behaviors of  $R_{\text{initial}}$ and  $V_{\text{FORM}}$  over sputtering power change are assumed to originate from the conflicting relationship between structural defect and oxygen content in oxide. Upsurge of the deposition rate leads to higher structural defect density in the thin-film, while the oxygen content on the contrary decreases. Lower oxygen content corresponds to a decrease of  $R_{\text{initial}}$ , whereas more structural defects in film will increase the  $R_{\text{initial}}$  [43].





Figure 3.3: (a) Typical FORMING-SET-RESET I-V characteristics of the Pt/Ta<sub>2</sub>O<sub>5</sub>/Ta/Pt ReRAM device. (b) A schematic diagram of the RESET process including the drift of oxygen vacancies towards the TE and an additional oxygen exchange reaction occurring at the TE/switching layer interface.

Typical I-V switching curves with RF40% (236W) are shown at two different reset stop voltage ( $V_{\text{RESET}-\text{STOP}}$ ) conditions (-1.8 V, -2.2 V) in Fig. 3.3(a). The  $V_{\text{RESET}-\text{STOP}}$  is defined as the maximum voltage applied during reset sweep. The thin gray lines correspond to multiple switching cycles for each  $V_{\text{RESET}-\text{STOP}}$  and the bold lines represent the average switching curve. The off resistance state ( $R_{\text{OFF}}$ ) and set voltage ( $V_{\text{SET}}$ ) increase together with higher  $V_{\text{RESET-STOP}}$ . The  $V_{\text{RESET-STOP}} = -2.2 \text{ V}$  shows ~20 times higher  $R_{\text{OFF}}$  than  $V_{\text{RESET-STOP}} = -1.8 \text{ V}$ , while the  $R_{\text{ON}}$  remains same for both conditions. At the same time, the  $V_{\text{SET}}$  increases from 0.7 V to 1.0 V with higher  $V_{\text{RESET-STOP}} = -2.2 \text{ V}$ . A sketch of the reset mechanism including the movement of oxygen vacancy and oxygen ions is shown in Fig. 3.3(b). During the reset process, oxygen vacancies are depleted at the Pt-BE increasing the Schottky barrier height and hence the resistance increases. A higher voltage leads to a stronger depletion of oxygen vacancies close to the BE, i.e. the effective gap between filament and BE is increased, and thus the resistance is further increased. Therefore, depending on the sub-stoichiometry and the density of oxygen vacancy in the Ta<sub>2</sub>O<sub>5</sub> thin-film, the characteristics of  $R_{\text{OFF}}$ are expected to change, which means each different RF power for the Ta<sub>2</sub>O<sub>5</sub> sputtering can generate its modulated  $R_{\text{OFF}}$  value at the given  $V_{\text{RESET-STOP}}$ .



Figure 3.4:  $R_{\text{OFF}}$  change depending on  $V_{\text{RESET-STOP}}$  for five different RF powers (20%, 30%, 40%, 50% and 60%) of the Ta<sub>2</sub>O<sub>5</sub> ReRAM device.

The  $R_{\text{OFF}}$  changes with different  $V_{\text{RESET-STOP}}$  conditions from -1.6V to -2.2V have been investigated in DC mode depending on the 5 different RF sputtering powers in Fig. 3.4. Each RF power has statistically been analysed

in bar plot based on 50 switching cycles of 10 devices. As we expected, the increased  $R_{\text{OFF}}$  is observed with higher  $V_{\text{RESET-STOP}}$  for all RF sputtering powers. However, RF20% (116W), RF50% (296W) and RF60% (356W) start showing the saturated  $R_{\text{OFF}}$  values even though the  $V_{\text{RESET-STOP}}$  keeps increasing. Especially, an earlier  $R_{\rm OFF}$  saturation has been observed from the RF20% (116W) starting at  $V_{\text{RESET}-\text{STOP}} = -1.8 \text{ V}$  and the saturated  $R_{\text{OFF}}$  $(\langle 20 k\Omega \rangle)$  is the lowest value among the ones from all RF conditions. The  $R_{\rm OFF}$  values from RF20% (116W), RF50% (296W) and RF60% (356W) become flat starting at  $V_{\text{RESET-STOP}}$  as low as -1.8 V. Continuous  $R_{\text{OFF}}$ increase is observed only from the RF30% (176W) and RF40% (236W) as the  $V_{\text{RESET-STOP}}$  becomes higher. At the  $V_{\text{RESET-STOP}} = -2.2 \text{ V}$ , the RF40% (236W) shows the highest  $R_{\text{OFF}}$  (>1 $M\Omega$ ), while the lowest  $R_{\text{OFF}}$  (<20  $k\Omega$ ) is observed from the RF20% (116W). The RF40% (236W) increases the  $R_{\text{OFF}}$ faster than the RF30% (176W) meaning a higher  $R_{\rm OFF}$  can be achieved with RF40% (236W) at the given  $V_{RESET-STOP}$ . The  $R_{OFF}$  is mainly modulated by Schottky barrier height between switching oxide, Ta<sub>2</sub>O<sub>5</sub> and high WF metal, Pt electrode [44–47]. It seems that the Schottky barrier height is influenced by RF power conditions due to the different sub-stoichiometry and vacancy density in the pristine state of the switching layer, which determines the construction of conductive filaments during the forming process. Therefore, the modulation of  $R_{\text{OFF}}$  has been observed by the change of RF power.

The  $R_{\rm ON}$  of RF30% (176W), RF40% (236W) and RF50% (296W) shows similar values (~600Ω) over all  $V_{\rm RESET-STOP}$  ranges, while the RF20% (116W) and RF60% (356W) have slightly higher  $R_{\rm ON}$  with wider distribution in Fig. 3.5. Since the RF30% (176W) and RF40% (236W) can keep the  $R_{\rm ON}$ values lower over all  $V_{\rm RESET-STOP}$  ranges with highly increased  $R_{\rm OFF}$ , the both RF conditions show a good  $R_{\rm OFF}/R_{\rm ON}$  ratio unlike the other conditions as shown in Fig. 3.6. The RF40% (236W) shows a memory window  $(R_{\rm OFF}/R_{\rm ON})$  higher than 10 even at low  $V_{\rm RESET-STOP} = -1.6$  V and higher than 800 at  $V_{\rm RESET-STOP} = -2.2$  V. The RF20% (116W) and RF60% (356W) show the  $R_{\rm OFF}/R_{\rm ON}$  ratio less than 50 even at the  $V_{\rm RESET-STOP} = -2.2$  V with early saturated ratio and the RF50% (296W) has the similar saturation with a bit higher  $R_{\rm OFF}/R_{\rm ON}$  ratio. Therefore, it can be concluded that the RF40% (236W) is more suitable sputtering power to realize multi-level cell



Figure 3.5:  $R_{\rm ON}$  change depending on  $V_{\rm RESET-STOP}$  for five different RF powers (20%, 30%, 40%, 50% and 60%) of the Ta<sub>2</sub>O<sub>5</sub> ReRAM device.



Figure 3.6:  $R_{\text{OFF}}/R_{\text{ON}}$  ratio change depending on  $V_{\text{RESET-STOP}}$  for five different RF powers (20%, 30%, 40%, 50% and 60%) of the Ta<sub>2</sub>O<sub>5</sub> ReRAM device.

(MLC) operation in the  $Ta_2O_5$  ReRAM since the condition can offer improved memory window.

The correlation between the  $R_{\text{OFF}}$  and the  $V_{\text{SET}}$  for 3 different RF powers (20%, 40%, 60%) has been analyzed in Fig. 3.7.

The  $R_{\text{OFF}}$  and the  $V_{\text{SET}}$  have been extracted based on DC *I-V* switching cycles with 10 devices from each RF power condition by varying the  $V_{\text{RESET-STOP}}$  from -1.6 V to -2.2 V with the increment of -0.2 V under the set current compliance ( $I_{\text{CC}}$ ) of 1.0 mA and single device has 50 switching cycles for each  $V_{\text{RESET-STOP}}$  condition.



Figure 3.7: A fitting between the  $R_{\text{OFF}}$  and its corresponding  $V_{\text{SET}}$  depending on RF powers (20%, 40%, 60%) for the Ta<sub>2</sub>O<sub>5</sub> ReRAM device.

As the  $R_{\rm OFF}$  increases, the corresponding  $V_{\rm SET}$  also becomes higher as observed from Fig. 3.3(a). The RF20% (116W) seems to have steeper correlation between the  $R_{\rm OFF}$  and the  $V_{\rm SET}$  compared with the RF40% (236W) and the RF60% (356W) under similar  $R_{\rm OFF}$  ranges ( $3 k\Omega \sim 40 k\Omega$ ). The RF40% (236W) and RF60% (356W) show similar trends up to  $R_{\rm OFF}$  $\sim 200 k\Omega$  range. However, the RF40% (236W) starts slightly deviating from this trend above 200 k\Omega range.

#### **3.1.4** *I*<sub>CC</sub> Effects on Device Performance

The resistance of conductive filament becomes higher with lower current compliance [36]. Therefore, when the  $I_{\rm CC}$  varies, its corresponding  $R_{\rm ON}$  also

changes together. The  $R_{\rm ON}$  variation with different  $I_{\rm CC}$  conditions ranging from 400  $\mu$ A to 1.0 mA at fixed  $V_{\rm RESET-STOP} = -1.8$  V has been analyzed in DC mode in Fig. 3.8. The  $R_{\rm ON}$  becomes lower as the  $I_{\rm CC}$  increases regardless of the RF sputtering conditions.



Figure 3.8: The  $R_{\rm ON}$  comparison depending on  $I_{\rm CC}$  levels with five different RF powers (20%, 30%, 40%, 50% and 60%) for the Ta<sub>2</sub>O<sub>5</sub> ReRAM device.

The highest  $R_{\rm ON}$  (~ 2.5 k $\Omega$ ) is observed from the RF20% (116W) with wider distribution among split conditions at  $I_{\rm CC} = 400 \,\mu\text{A}$ . However, the  $R_{\rm ON}$ difference between the RF20% (116W) and the rest of RF power conditions becomes smaller as the  $I_{\rm CC}$  increases. The RF60% (356W) has slightly increased  $R_{\rm ON}$  over all  $I_{\rm CC}$  conditions while the rest of RF conditions (RF30%, 40% and 50%) show similar  $R_{\rm ON}$  states over all  $I_{\rm CC}$  ranges. The minimum  $I_{\rm CC}$  required for stable switching from our Ta<sub>2</sub>O<sub>5</sub> ReRAM is about 200  $\mu$ A. When it is considered, the  $R_{\rm ON}$  decrease from 1.0 mA to 400  $\mu$ A is fairly small, only ~ 2× reduction for RF40% (236W) and ~ 5× reduction for RF20% (116W).

#### 3.1.5 Multi-Level-Cell (MLC) Realization

For neuromorphic applications, the ReRAM needs to implement multilevel cell (MLC) capability which can store more than one bit (2 levels) in single cell. The MLC capability of ReRAM can be realized by two approaches. The 1st approach is limiting  $I_{\rm CC}$  during set operation [48] and the 2nd one is controlling the reset stop voltage ( $V_{\rm RESET-STOP}$ ) during reset process [49]. The 2nd approach to control the  $V_{\rm RESET-STOP}$  is favoured for MLC application since it can handle various high resistance states (HRS) by simply changing the  $V_{\rm RESET-STOP}$  [50][51][52]. A high resistance window between off-state resistance ( $R_{\rm OFF}$ ) and on-state resistance ( $R_{\rm ON}$ ) at reasonable voltage is desirable. The MLC capability of the Ta<sub>2</sub>O<sub>5</sub> ReRAM device with different RF sputtering power have also been analysed in this experiment.

The narrow  $R_{\rm ON}$  variation with  $I_{\rm CC}$  change implies that limiting current during set operation is not a good option to implement the MLC operation in our Ta<sub>2</sub>O<sub>5</sub> ReRAM. Since the RF40% (236W) shows the most desirable increase of  $R_{\rm OFF}$  over  $V_{\rm RESET-STOP}$ , more detailed  $R_{\rm OFF}$  response from RF40% (236W) with wider  $V_{\rm RESET-STOP}$  ranges from -1.2 V to -2.4 V has been shown in Fig. 3.9.



Figure 3.9: Relationship between the  $V_{\text{RESET}-\text{STOP}}$  and its corresponding  $R_{\text{OFF}}$  for the RF40% condition. A linear regression and slope are calculated.

A well-fitted linear regression ( $R^2 = 0.97$ ) between the  $V_{RESET-STOP}$  and the  $R_{OFF}$  is observed with slope of 2.82 dec/V. Based on the calculated fitting-slope, we can expect ~  $\times 600$  higher  $R_{OFF}$  with only 1.0 V increase of
the  $V_{\text{RESET-STOP}}$ . Based on the measurement results, it can be speculated that each RF power for reactive sputtering produces different electrical characteristics in the Ta<sub>2</sub>O<sub>5</sub> ReRAM and the difference in electrical performance can be originated from the altered sub- stoichiometry and defect density of the Ta<sub>2</sub>O<sub>5</sub> switching layer. And the largest  $R_{\text{OFF}}/R_{\text{ON}}$  ratio can be obtained from the RF40% (236W) and the RF condition can produce fairly high  $R_{\text{OFF}}$  (~10 $M\Omega$ ) at reasonable  $V_{\text{RESET-STOP}}$ (@-2.4 V), while maintaining low  $R_{\text{ON}}$ .



Figure 3.10: 2-bit MLC performance up to 500 cycling with  $1.0 \,\mu s$  pulse width for both set and reset from RF40% condition

Therefore, further analysis on the RF40% (236W) condition has been carried out with short pulses in AC mode. Fig. 3.10 shows the AC operation of 2-bit multi-level-cell (MLC) with 1.0  $\mu$ s single pulse up to 500 cycles with the RF40% (236W) condition. Prior to the reset pulse, the starting resistance level always maintains at the low resistance state ( $R_{\rm ON}$ ) ~300  $\Omega$  for all  $R_{\rm OFF}$  states. Each  $R_{\rm OFF}$  state is achieved with 1.0  $\mu$ s reset pulse and then the  $R_{\rm OFF}$  state returns to the  $R_{\rm ON}$  state with corresponding set pulse of 1.0  $\mu$ s pulse width. The next higher resistance state is achieved with the increased amplitude of the reset pulse with fixed 1.0  $\mu$ s pulse width. The state read in the AC mode has been



Figure 3.11: Endurance of the Ta<sub>2</sub>O<sub>5</sub> ReRAM sputtered at RF40% (236W) condition up to  $10^6$  cycles based on pulse width of  $1.0 \,\mu$ s for both reset and set.



Figure 3.12: The retention of the 7 nm-thick  $Ta_2O_5$  ReRAM sputtered RF40% (236W) condition. Both states are highly stable at 125°C up to 10<sup>4</sup> seconds.

performed with  $1.0 \,\mu\text{s}$  at  $0.2 \,\text{V}$  pulse amplitude. The multi-resistance states are made based on single pulse operation and the distribution of each HRS can be improved further by resistance state-correction algorithms.

## 3.1.6 Endurance and Retention of RF40% sputtered ReRAM Device

Successful endurance of 8 devices up to  $10^6$  cycles has been achieved for the 40% RF (236W) condition, shown in Fig. 3.11 and the applied reset conditions are  $-1.4 \text{ V} \sim -1.6 \text{ V}$  with  $1.0 \,\mu\text{s}$  pulse width. The resistance states in Fig. 3.11 are verified with the AC read pulse of 0.2 V with  $1.0 \,\mu\text{s}$  pulse-width. The retention performance from the RF40% (236W) condition has been measured at  $125^{\circ}\text{C}$  up to  $10^4$  seconds with 7 devices and an excellent retention up to  $10^4$  seconds has been achieved as shown in Fig. 3.12.

#### 3.1.7 Summary of this section

In this section, the impact of the RF sputtering power (116W, 176W, 236W, 296W, 356W) on the  $Ta_2O_5$  ReRAM devices has been analyzed. The XPS results confirm that the relative amount of oxygen in the  $Ta_2O_5$  thin-film decreases with higher deposition rate of film. The  $R_{\text{initial}}$  is a parabolic function of the RF sputtering power. From the RF20% (116W, 80  $G\Omega$ ) to the RF40% (236W, 50 k $\Omega$ ) power condition, the  $R_{\text{initial}}$  decreases, whereas it starts increasing again for the RF50% (296W, 200  $k\Omega$ ) and RF60% (356W,  $2 M\Omega$ ). The  $R_{\rm OFF}$  has a close match with corresponding  $V_{\rm FORM}$ , showing lowered  $R_{\text{OFF}}$  with higher  $V_{\text{FORM}}$ . The RF40% (236W) power condition shows the highest  $R_{\text{OFF}}$  with stable  $R_{\text{ON}}$  over all  $V_{\text{RESET-STOP}}$  ranges and the highest memory window  $(R_{\text{OFF}} / R_{\text{ON}} > 1,000 \text{ at } V_{\text{RESET-STOP}} = -2.2 \text{ V}).$ The 2-bit MLC performance up to 500 cycling with  $1.0 \,\mu s$  pulse width is achieved with RF40% (236W) sputtering power condition. These ReRAM devices show an excellent endurance up to  $10^6$  cycles with  $1.0 \,\mu s$  pulse width and good retention at  $125 \,^{\circ}$ C for  $10^4$  seconds. This analysis could pave the way to optimize the switching material in order to obtain the high performing ReRAM device and will be highly beneficial for ReRAM device communities.

## 3.2 Ta<sub>2</sub>O<sub>5</sub> Switching Layer Thickness Effect

As previously mentioned, ReRAM device structure is composed of a metal-oxide layer located between an oxidizable electrode and an inert electrode serving as an ohmic contact and a Schottky barrier respectively during the switching process. In general, it is considered that resistive switching is sustained by the formation and breakage of the conductive filament (CF) such as a metallic filament [53] and/or an oxygen vacancy filament formed in the oxide layer [54], [55]. The metallic filament is considered to be formed by metal ions migration from the oxidizable electrode toward the inert electrode during application of positive bias to the oxidizable electrode. The oxygen vacancy filament is caused by the migration of oxygen ions during application of negative or positive bias to the oxidizable electrode in the oxide layer. However, to activate the resistive switching in the  $Ta_2O_5$  ReRAM device, an electroforming step is required by which a conducting filament containing a high concentration of oxygen vacancies is formed. The  $V_{\rm FORM}$  is much higher than the switching voltage, and causes an important incompatibility with low-voltage scaled CMOS technology. Therefore, it is important to reduce the  $V_{\text{FORM}}$  as low as the SET voltage or to have the forming-free ReRAM devices. The forming-free ReRAM devices will be discussed in chapter 5. The  $V_{\rm FORM}$  in ReRAM generally depends on the switching-oxide thickness and can be reduced for thinner oxide. However, effect of oxide thickness on the switching property has not been intensively investigated yet, while this issue is very important for device scaling. In this section, we studied thickness dependence of switching oxide  $Ta_2O_5$  based on DC switching characteristics and respective retention properties.

#### 3.2.1 Device Fabrication

30 nm-thick Pt as the BE is patterned on top of 430nm-thick thermally grown SiO<sub>2</sub> layer from silicon wafer and Ta<sub>2</sub>O<sub>5</sub> with four different thickness (3 nm, 5 nm, 7 nm, 13 nm) is deposited by reactive sputtering under process gas mixture of Ar (77%) and oxygen (23%) with RF power 236W at the chamber pressure of  $2.3 \times 10^{-2}$  mbar. And then, without breaking the



Figure 3.13: A schematic cross-sectional diagram of ReRAM device with 4 different experimental conditions of  $Ta_2O_5$  thickness (3 nm, 5 nm, 7 nm, 13 nm) at fixed thickness of Ta-ohmic electrode and Pt-BE.

vacuum, 13 nm-thick Ta ohmic electrode and 25 nm-thick Pt are deposited by RF and DC sputtering, respectively regardless of  $Ta_2O_5$  thickness. All depositions are performed at room temperature. Next, the top electrode (TE) is etched down with Reactive Ion Beam Etching (RIBE). A device schematic represents the thickness of each stacked layer and 4 different  $Ta_2O_5$  thickness conditions in Fig. 3.13.

#### **3.2.2** $R_{\text{initial}}$ and $V_{\text{FORM}}$

The influence of the Ta<sub>2</sub>O<sub>5</sub> thickness on the initial resistance and  $V_{\rm FORM}$  was statistically investigated by measuring 48 devices from each Ta<sub>2</sub>O<sub>5</sub> thickness split as shown in Fig. 3.14(a). The initial resistance was measured at  $V_{\rm read} = 0.1$  V. A clear trend between the Ta<sub>2</sub>O<sub>5</sub> thickness and  $R_{\rm initial}$  was observed. The thinnest 3 nm-thick Ta<sub>2</sub>O<sub>5</sub> ReRAM shows 20 k $\Omega$  resistance while the 13 nm-thick Ta<sub>2</sub>O<sub>5</sub> ReRAM has the resistance of 25 G $\Omega$ . On other hand, the 5 nm and 7 nm-thick Ta<sub>2</sub>O<sub>5</sub> ReRAMs show 3  $M\Omega$  and 79  $M\Omega$ . The forming process was performed by a positive DC voltage sweep applied to the TE with  $I_{\rm CC}$  of 1.0 mA . The forming statistics of the four different Ta<sub>2</sub>O<sub>5</sub> thickness is observed. The lowest  $V_{\rm FORM}$  is observed from the thinnest switching layer 3 nm (0.70 V in median), followed by the 5 nm

(1.16 V in median) and the 7 nm (1.80 V in median). The 13 nm-thick Ta<sub>2</sub>O<sub>5</sub> ReRAM devices show the highest  $V_{\text{FORM}}$  (2.96 V in median).



Figure 3.14: (a) Initial resistance measured at  $V_{\text{read}} = 0.1 \text{ V}$  for Pt/Ta<sub>2</sub>O<sub>5</sub>/Ta/Pt ReRAM device for different switching thicknesses. (b)  $V_{\text{FORM}}$  of the Ta<sub>2</sub>O<sub>5</sub> ReRAM device with four different thickness splits.



Figure 3.15: (a) Forming I-V curve up to +4.0 V DC sweep with 4 different Ta<sub>2</sub>O<sub>5</sub> thicknesses (b) A correlation between the  $V_{\text{FORM}}$  and the Ta<sub>2</sub>O<sub>5</sub> thickness showing a good linear fitting in red.

Fig. 3.15(a) shows the typical forming I-V curves from all different Ta<sub>2</sub>O<sub>5</sub> thicknesses based on +4.0 V DC sweep with  $I_{\rm CC}$  level of 1.0 mA. The correlation between the Ta<sub>2</sub>O<sub>5</sub> thickness and  $V_{\rm FORM}$  is plotted in order to

find out if the correlation is a linear or not in Fig. 3.15(b) and it shows a good linear fitting. From the data fitting in Fig. 3.15, a threshold electrical field to initiate the forming in  $2 \times 2 \ \mu m^2$  Ta<sub>2</sub>O<sub>5</sub> ReRAM is calculated to be 2.3 *MV*/cm. It might be claimed that by reducing the Ta<sub>2</sub>O<sub>5</sub> thickness, the  $V_{\rm FORM}$  can be reduced up to regular SET switching voltages [19], [18]. However, as the Ta<sub>2</sub>O<sub>5</sub> thickness becomes thinner, the ReRAM devices will suffer performance degradation such as increased current leakage (lowered  $R_{\rm OFF}$ ) for off-state, earlier failure for reliability test and etc..

#### 3.2.3 V<sub>RESET-STOP</sub> Effects on Device Performance

Fig. 3.16 shows the typical *I-V* curves of SET/RESET for all Ta<sub>2</sub>O<sub>5</sub> thicknesses under identical measurement conditions of  $I_{\rm CC} = 1.0 \, m$ A and  $V_{\rm RESET-STOP}$ = -2.0 V. It is clearly observed that as the Ta<sub>2</sub>O<sub>5</sub> thickness increases, the corresponding off-leakage current ( $I_{\rm OFF}$ ) and  $V_{\rm SET}$  increase.



Figure 3.16: Typical RESET-SET I-V curves of Pt/Ta<sub>2</sub>O<sub>5</sub>/Ta/Pt for different switching layer thicknesses under identical measurement conditions ( $V_{\text{RESET-STOP}} = -2.0 \text{ V}, I_{\text{CC}} = 1.0 \text{ mA}$ )

The  $I_{\rm OFF}$  (measured at 0.1 V) for the 3 nm-thick Ta<sub>2</sub>O<sub>5</sub> ReRAM is 10.0  $\mu$ A in comparison to 150 nA for the 13 nm-thick, which is × 65 times lower. Both devices having 3 nm- and 5 nm-thick switching layers show the increase of reset current starting from -0.8 V and -1.2 V respectively during reset voltage sweep up to -2.0 V while continuous decrease of the reset current from the

7 nm- and the 13 nm-thick switching layers was observed after reset initiation at -0.6 V up to  $V_{\text{RESET}-\text{STOP}}$ . The statistical analysis in DC-mode (based on 10 devices with 50 switching cycles for each switching layer thickness) has been made to compare the electrical performances such as  $R_{\text{OFF}}$ ,  $R_{\text{ON}}$ ,  $V_{\text{SET}}$ between Ta<sub>2</sub>O<sub>5</sub> thickness splits in terms of  $V_{\text{RESET}-\text{STOP}}$  effect and  $I_{\text{CC}}$  effect.



Figure 3.17: (a)  $R_{\text{OFF}}$  comparison at  $V_{\text{RESET-STOP}} = -1.6$  V and -2.0 V ( $I_{\text{CC}} = 1.0 \text{ mA}$ ) for the Pt/Ta<sub>2</sub>O<sub>5</sub>/Ta/Pt ReRAM devices, (b)  $R_{\text{ON}}$  comparison at  $V_{\text{RESET-STOP}} = -1.6$  V and -2.0 V ( $I_{\text{CC}} = 1.0 \text{ mA}$ ) for the Pt/Ta<sub>2</sub>O<sub>5</sub>/Ta/Pt ReRAM devices.

First, the effect of  $V_{\text{RESET-STOP}}$  is investigated. During the reset process, oxygen vacancies are depleted at the Pt-BE interface increasing the Schottky

barrier height and hence the resistance increases. A higher  $V_{\text{RESET-STOP}}$  leads to a stronger depletion of oxygen vacancies close to the BE, i.e. the effective gap between filament and BE is increased, and thus the  $R_{\text{OFF}}$  further increases. Two different comparisons of  $R_{OFF}$  have been made depending on applied  $V_{\text{RESET-STOP}}$  (-1.6 V and -2.0 V) under identical  $I_{\text{CC}} = 1.0 \text{ mA}$  in Fig. 3.17 (a). At  $V_{\text{RESET}-\text{STOP}} = -1.6 \text{ V}$ , the lowest  $R_{\text{OFF}}$  is observed from the 3 nm-thick  $Ta_2O_5$  device (848  $\Omega$  in median) while the highest  $R_{OFF}$  is achieved from the 13 nm-thick Ta<sub>2</sub>O<sub>5</sub> device (32  $k\Omega$  in median). And for the 5 nm- and 7 nm-thick  $Ta_2O_5$  devices, the median values of  $R_{OFF}$  are  $1.3 k\Omega$  and  $24.4 k\Omega$  respectively. At  $V_{\text{RESET-STOP}} = -2.0 \text{ V}$ , as expected, the 3 nm-thick device shows the lowest  $R_{\text{OFF}}$  (12.9 k $\Omega$  in median) while the highest  $R_{\text{OFF}}$  is observed from the 13 nmthick device (288.3  $k\Omega$  in median). And for the the 5 nm- and 7 nm-thick Ta<sub>2</sub>O<sub>5</sub> devices, the median values of  $R_{\text{OFF}}$  are  $65.3 \, k\Omega$  and  $187.9 \, k\Omega$  respectively. The  $R_{\text{OFF}}$  results from both  $V_{\text{RESET-STOP}}$  conditions clearly indicate that as the Ta<sub>2</sub>O<sub>5</sub> thickness decreases the corresponding  $I_{\text{OFF}}$  at given  $V_{\text{RESET-STOP}}$ increases and vice versa. The  $R_{\rm ON}$  is also analyzed depending on applied  $V_{\text{RESET-STOP}}$  (-1.6 V and -2.0 V) under identical  $I_{\text{CC}} = 1.0 \text{ mA}$  in Fig. 3.17(b). Regardless of the  $Ta_2O_5$  thickness, no difference in the  $R_{ON}$  was observed for both  $V_{\text{RESET-STOP}}$  (-1.6 V and -2.0 V). All thickness splits have the  $R_{\text{ON}}$ states between 500  $\Omega$  and 600  $\Omega$  without any trend. And the  $R_{\rm ON}$  was not



Figure 3.18:  $V_{\text{SET}}$  change at  $V_{\text{RESET}-\text{STOP}} = -1.6 \text{ V}$  and -2.0 V ( $I_{\text{CC}} = 1.0 \text{ mA}$ ) for the Pt/Ta<sub>2</sub>O<sub>5</sub>/Ta/Pt ReRAM devices

influenced by the  $V_{\text{RESET-STOP}}$  since it will be dominantly affected by the  $I_{\text{CC}}$  level during the set process. Since the effective gap between conductive filament and the BE during the reset process becomes widened, the  $R_{\text{OFF}}$  further increases with higher  $V_{\text{RESET-STOP}}$ . In Fig. 3.18, the statistical analysis of the  $V_{\text{SET}}$  has been made with two different  $V_{\text{RESET-STOP}}$  (-1.4 V, -2.0 V). At the  $V_{\text{RESET-STOP}} = -1.6$  V, both 3 nm- and 5 nm-thick Ta<sub>2</sub>O<sub>5</sub> devices don't show stable set switching, while quite stable set switching was observed from 7 nm-( $V_{\text{SET}} = 0.58$  V in median) and 13 nm-thick devices ( $V_{\text{SET}} = 0.62$  V in median). At the  $V_{\text{RESET-STOP}} = -2.0$  V, it is clearly observed that the  $V_{\text{SET}}$  increases with thicker Ta<sub>2</sub>O<sub>5</sub>. The lowest  $V_{\text{SET}}$  (0.67 V) from 3 nm-thick device is observed and then the  $V_{\text{SET}}$  starts increasing to 0.74 V (@5 nm), 0.80 V (@7 nm) and 0.86 V (@13 nm).



Figure 3.19: A correlation between the  $R_{\text{OFF}}$  and its corresponding  $V_{\text{SET}}$  for the 7 nm-thick Ta<sub>2</sub>O<sub>5</sub> ReRAM device.

The  $R_{\text{OFF}}$  shows a strong correlation with Ta<sub>2</sub>O<sub>5</sub> thickness as shown in Fig. 3.16 and Fig. 3.17(a). Therefore, it is expected that the  $V_{\text{SET}}$  can depend on the Ta<sub>2</sub>O<sub>5</sub> thickness since the  $V_{\text{SET}}$  is expected to increase with higher  $R_{\text{OFF}}$ . The correlation between the  $R_{\text{OFF}}$  and the  $V_{\text{SET}}$  for 7 nm-thick Ta<sub>2</sub>O<sub>5</sub> ReRAM device has been systematically analyzed in Fig. 3.19. The  $R_{\text{OFF}}$  and the  $V_{\text{SET}}$ have been extracted based on DC switching measurements from 10 devices by varying the  $V_{\text{RESET-STOP}}$  from -1.4 V to -2.0 V with the increment of -0.2 V under the  $I_{\text{CC}}$  of 1.0 mA and each device has 50 switching cycles at given the  $V_{\text{RESET-STOP}}$  condition. A strong fitting with  $R^2 = 0.73$  is observed. It is expected that similar fittings will be observed from the other Ta<sub>2</sub>O<sub>5</sub> thicknesses (3 nm, 5 nm, 13 nm) as well as under different  $V_{\text{RESET-STOP}}$  conditions.

		* 10dev. x 50cycles / grp			
	V <sub>FORM</sub>	<b>V<sub>SET</sub></b> @-2.0V	R <sub>OFF</sub> / R <sub>ON</sub> @-2.0V	<b>V<sub>SET</sub></b> @-1.6V	R <sub>OFF</sub> / R <sub>ON</sub> @-1.6V
3nm	0.7	0.67	27	0.00	1
5nm	1.2	0.74	117	0.00	2
7nm	1.8	0.80	336	0.58	42
13nm	3.0	0.86	526	0.62	45
	** based on media ** V <sub>READ</sub> = 0.1V				

Figure 3.20: Median Values of  $V_{\text{FORM}}$ ,  $V_{\text{SET}}$  and  $R_{\text{OFF}}/R_{\text{ON}}$  for different Ta<sub>2</sub>O<sub>5</sub> thickness at  $V_{\text{RESET-STOP}} = -1.6$  V and -2.0 V ( $I_{\text{CC}} = 1.0$  mA)

Fig. 3.20 shows  $V_{\text{FORM}}$ ,  $V_{\text{SET}}$  and  $R_{\text{OFF}}/R_{\text{ON}}$  for the different Ta<sub>2</sub>O<sub>5</sub> thickness at the  $V_{\text{RESET-STOP}} = -1.6$  V and -2.0 V. The 3 nm-thick device shows the  $V_{\text{SET}}$  values close to the  $V_{\text{FORM}}$  at the  $V_{\text{RESET-STOP}} = -2.0$  V meaning forming-free devices can be achieved with 3 nm-thick Ta<sub>2</sub>O<sub>5</sub> since you can apply  $V_{\text{SET}}$  condition for the forming. However, this adversely affect the  $R_{\text{OFF}}/R_{\text{ON}}$  which is reduced to 27 in comparison of 526 for 13 nm-thick devices. Since the forming-free devices with 3 nm-thick device shows leaky  $R_{\text{OFF}}$  properties resulting in worsening the  $R_{\text{OFF}}/R_{\text{ON}}$ , the  $R_{\text{ON}}$  performance also was investigated by  $I_{\text{CC}}$  effect.

#### **3.2.4** *I*<sub>CC</sub> Effects on Device Performance

The  $I_{\rm CC}$  level strongly affects the  $R_{\rm ON}$  state and two distinct  $I_{\rm CC}$  levels (400  $\mu$ A, 1.0 mA) are applied in order to find out how the  $I_{\rm CC}$  levels can impact the  $R_{\rm ON}$ 



Figure 3.21: Dependence of  $R_{\rm ON}$  for the different thickness of Pt/Ta<sub>2</sub>O<sub>5</sub>/Ta/Pt ReRAM devices at  $I_{\rm CC} = 1.0 \ m\text{A}$ ,  $400 \ \mu\text{A}$  (@ $V_{\rm RESET-STOP} = -1.8 \ V$ )

depending on the Ta<sub>2</sub>O<sub>5</sub> thickness as shown in Fig. 3.21. At  $I_{\rm CC} = 1.0 \ m$ A, no difference of  $R_{\rm ON}$  is observed. However, at reduced  $I_{\rm CC} = 400 \ \mu$ A, the  $R_{\rm ON}$  increases with thicker Ta<sub>2</sub>O<sub>5</sub>. 3 nm-thick ReRAM device shows the lowest  $R_{\rm ON}$  (600  $\Omega$ ), while the highest  $R_{\rm ON}$  (900  $\Omega$ ) is observed from 13 nm-thick switching layer with wider  $R_{\rm ON}$  distribution. The  $R_{\rm ON} = 700 \ \Omega$ , 720  $\Omega$  are observed from 5 nm- and 7 nm-thick ReRAM devices, respectively.

#### 3.2.5 Data Retention Comparison at 125°C

Retention test at 125 °C has been carried out for the devices with different  $Ta_2O_5$  thickness as shown in Fig. 3.22. Since retention failure in our  $Ta_2O_5$  devices is only observed starting from the  $R_{OFF}$ , the retention from  $R_{ON}$  is not shown for all conditions. Each line corresponds to the retention behavior of individual device. While the 13 nm- and 7 nm-thick  $Ta_2O_5$  devices show fairly robust retention performance (with only single failure out of 20 devices), 50% devices of the 5 nm-thick  $Ta_2O_5$  devices and 100% of the 3 nm-thick  $Ta_2O_5$  devices show early retention failures.

#### 3.2.6 Summary of this section

In summary, the impact of the switching layer thickness (3 nm, 5 nm, 7 nm, 13 nm) was analyzed on  $Pt/Ta_2O_5/Ta/Pt$  ReRAM device. The  $R_{initial}$  and



Figure 3.22: Retention data of 3 nm-, 5 nm-, 7 nm- and 13 nm-thick Ta<sub>2</sub>O<sub>5</sub> ReRAM devices (20 devices from each split) at  $125 \,^{\circ}\text{C}$  for  $10^4$  seconds.

 $V_{\rm FORM}$  decrease with thinner Ta<sub>2</sub>O<sub>5</sub> layer. The  $V_{\rm FORM}$  has a good linear fitting with the Ta<sub>2</sub>O<sub>5</sub> thickness and a threshold electrical field to initiate the forming in 2 × 2  $\mu$ m<sup>2</sup> Ta<sub>2</sub>O<sub>5</sub> ReRAM was 2.3 MV/cm. Since the  $I_{\rm OFF}$  reduces with thicker Ta<sub>2</sub>O<sub>5</sub> layer, the  $R_{\rm OFF}$  increases with thicker Ta<sub>2</sub>O<sub>5</sub> at given  $V_{\rm RESET-STOP}$  while the  $R_{\rm ON}$  remains similar regardless of Ta<sub>2</sub>O<sub>5</sub> thickness. At the  $V_{\rm RESET-STOP}$  lower than -1.6 V, both 3 nm- and 5 nm- thick Ta<sub>2</sub>O<sub>5</sub> layers didn't have stable set switching while robust set switching were observed from 7 nm- and 13 nm- thick Ta<sub>2</sub>O<sub>5</sub> layers. The  $V_{\rm SET}$  increases with thicker Ta<sub>2</sub>O<sub>5</sub> layer as expected from  $R_{\rm OFF}$  correlation with Ta<sub>2</sub>O<sub>5</sub> thickness. At lower  $I_{\rm CC}$  level (400  $\mu$ A), the  $R_{\rm ON}$  also increases with thicker Ta<sub>2</sub>O<sub>5</sub> layer. Majority of devices from 3 nm- and 5 nm-thick Ta<sub>2</sub>O<sub>5</sub> splits show early retention failures at at 125 °C, while excellent retention performance up to

 $10^4$  seconds at  $125\,^{\rm o}{\rm C}$  was observed from  $7\,{\rm nm}\text{-}$  and  $13\,{\rm nm}\text{-}{\rm thick}~{\rm Ta}_2{\rm O}_5$  devices.

## 3.3 Bi-layer $(Ta_2O_5/TaO_x)$ ReRAM Device

Since the ReRAM does not require electron charging/discharging for switching operation, the ReRAM has advantages in device scale-down [1, 13]. Especially, researchers have focused on ReRAM device because of its local switching and fast switching speed, which are the favorable characteristics for nano-device scaling. In order to realize low operation current and stable variability of switching parameters, various approaches such as bi-layer stacks and doping of switching oxide have been proposed and the main concept of those proposed approaches is an optimization of conducting filament Because the conductive filament is made of defects (oxygen [1, 56-58].vacancies), the defects in switching layer can affect conduction property of filament. Therefore, neighboring defects in switching layer can affect device stability and proper amount of defects can realize more stable switching characteristics [59–62]. To optimize the defect engineering, bilayer structure (metallic oxide layer/switching layer) was chosen for this study. During the deposition of additional metallic oxide layer, the additional layer starts absorbing oxygen from the switching oxide layer. So, the amount of defect (oxygen vacancy) in switching oxide layer can be controlled by optimizing oxygen absorption rate of the metallic oxide layer. In the  $Ta_2O_5$  ReRAM, a highly conducting oxide layer  $(TaO_x)$  has been inserted to modify the ReRAM device stack to Pt/Ta<sub>2</sub>O<sub>5</sub>/TaO<sub>x</sub>/Ta/Pt. The effect of the TaO<sub>x</sub> conducting layer has been studied on the ReRAM device characteristics such as  $R_{\rm OFF}/R_{\rm ON}$ , endurance and data retention.

#### 3.3.1 Device Fabrication

In this study, 5 nm-thick Titanium (Ti) and 30 nm-thick Platinum (Pt) layers are deposited by sputtering on a thermally grown 450 nm-thick SiO<sub>2</sub> layer on Si substrate. Next, e-beam lithography and dry-etching processes are used to pattern the Pt layer with 80 nm line width acting as BE. After the nano-size patterning, 7 nm-thick Ta<sub>2</sub>O<sub>5</sub> is deposited by reactive sputtering under the

Splits Layers	Bi-20nm	No-Ta	REF
Top-Electrode		Pt (25nm)	
Capping	Ta (13nm)	None	Ta (13nm)
TaOx	20nm	20nm	None
Ta <sub>2</sub> O <sub>5</sub>		Ta <sub>2</sub> O <sub>5</sub> (7nm)	
Bottom-Electrode		Pt (30nm)	
Stacks	Pt (25nm)   Ta (13nm)   TaO <sub>x</sub> (20nm)   Ta <sub>2</sub> O <sub>5</sub> (7nm)	Pt (25nm) TaO <sub>x</sub> (20nm) Ta <sub>2</sub> O <sub>5</sub> (7nm)	Pt (25nm) Ta (13nm) Ta <sub>2</sub> O <sub>5</sub> (7nm)
	Pt (30nm)	Pt (30nm)	Pt (30nm)

Figure 3.23: Split conditions for Bi-layer  $(Ta_2O_5/TaO_x)$  and Ta-ohmic electrode



\*\* 80nm x 80nm Device

Figure 3.24: SEM image of  $80\,\rm{nm}\times80\,\rm{nm}$  device having the 20 nm-thick  $\rm{TaO}_x$  and and 7 nm-thick  $\rm{Ta}_2O_5$  layer in Bi-layer structure in  $\rm{Pt}/\rm{Ta}_2O_5/\rm{TaO}_x/\rm{Ta}/\rm{Pt}$  ReRAM device

gas mixture of argon (77%) and oxygen (23%) with an RF power of 236W at a chamber pressure of  $2.3 \times 10^{-2}$  mbar. And then, TaO<sub>x</sub> layer with two splits (20 nm vs. none) is deposited with the gas mixture of argon (97%) and

oxygen (3%) under 236 W RF power. After the TaO<sub>x</sub> deposition, Ta-ohmic electrode is deposited with two splits (13 nm-thick Ta vs. no Ta) for the fixed  $20 \,\mathrm{nm}$ -thick TaO<sub>x</sub> layer and then,  $25 \,\mathrm{nm}$ -thick Pt is deposited by DC sputtering. After the BE, all stacked layers are deposited without breaking the vacuum. In order to create the TE, the e-beam lithography and dry-etch processes are used. The dry-etch continues until the bottom Pt is fully exposed. The detailed split conditions of stacked layers are shown in Fig. 3.23. The patterned nano crossbar structure with  $20 \text{ nm TaO}_x$  layer is verified by SEM images as shown in Fig. 3.24. There are two purpose for the splits. First, the effect of additional  $TaO_x$  is verified with 20 nm-thick  $TaO_x$ and second, the effect of Ta ohmic electode is investigated combined with  $20 \,\mathrm{nm}$ -thick TaO<sub>x</sub> layer. The device characterization is performed using the Keithley 4200SCS and Agilent B1500 under atmospheric condition at room temperature. During the characterization, active voltage is applied to the TE, keeping the BE is grounded.



Figure 3.25: (a) Typical forming curves of the Bi-layer  $Ta_2O_5/TaO_x$  devices having different switching layer stack, (b) Statistical comparison of the  $V_{\text{FORM}}$  based on 50 devices per each condition.

#### **3.3.2** $R_{\text{initial}}$ and $V_{\text{FORM}}$

The typical forming *I-V*-curves of different device stacks are compared in Fig. 3.25(a). The Bi-20 nm in magenta (Ta<sub>2</sub>O<sub>5</sub>/TaO<sub>x</sub>/Ta) showed higher forming voltage than reference in black (Ta<sub>2</sub>O<sub>5</sub>/Ta), whereas the No-Ta in

blue  $(Ta_2O_5/TaO_x)$  was initially  $R_{ON}$ . The layer stack of  $TaO_x/Ta$  depicted ohmic behavior implying the  $TaO_x$  layer is metallic shown in thick red line. Therefore, in the Bi-20 nm split, resistive switching takes place in  $Ta_2O_5$ layer, not in metallic  $TaO_x$  layer. Statistical comparisons of the  $V_{FORM}$  based on 50 devices per group are shown in Fig. 3.25(b). Since the No-Ta showed initially  $R_{\rm ON}$  state even before the forming, its  $V_{\rm FORM}$  is shown as zero. However, the No-Ta experiences severe failures on the 1<sup>st</sup> RESET and SET as shown in Fig. 3.26(a). Most of devices could not have the proper the 1<sup>st</sup> RESET and their resistance states were stuck to on-state resistance level  $(R_{\rm ON} \text{ in gray})$  during negative sweep. Only few devices manage to have the 1<sup>st</sup> RESET with abrupt current reduction (in blue) and those devices with abrupt hard 1<sup>st</sup> RESET could not have proper SET as shown in Fig. 3.26(b). This clearly shows that the ohmic Ta electrode is required for  $Ta_2O_5/TaO_x$ Bi-layer stacks in order to realize stable RESET-SET switching. We could not continue the electrical characterizations of the devices having the No-Ta electrode due to the switching failures. Further, electrical characterizations are made on two splits, Bi-20 nm and REF samples.



Figure 3.26: Typical switching failures of the ReRAM device having No-Ta electrode during I-V sweeps of (a) the 1<sup>st</sup> RESET in gray and blue, (b) SET in gray.

### 3.3.3 V<sub>RESET-STOP</sub> Effects on Device Performance

The  $V_{\text{RESET-STOP}}$  effect has been investigated from -1.4 V to -2.2 V with  $200 \, m\text{V}$  increment at fixed  $I_{\text{CC}} = 300 \, \mu\text{A}$  based on DC measurement. The

resistance states are verified at  $V_{\text{read}} = 0.1 \text{ V}$ . The  $R_{\text{OFF}}$  is expected to increase with higher  $V_{\text{RESET-STOP}}$  application. A statistical comparison of  $R_{\text{OFF}}$  is made based on 10 devices with 30 cycles per each  $V_{\text{RESET-STOP}}$ condition as shown in Fig. 3.27(a). There is no significant difference observed between splits over all ranges. The insertion of TaO<sub>x</sub> did not affect the  $R_{\text{OFF}}$ performance over the  $V_{\text{RESET-STOP}}$  ranges. Fig. 3.27(b) shows the similar  $R_{\text{ON}}$  performance between the Bi-20 nm split and REF samples.



Figure 3.27: Statistical comparison of  $V_{\rm RESET-STOP}$  effect ranging from -1.4 V to -2.2 V for (a)  $R_{\rm OFF},$  (b)  $R_{\rm ON}$  .

#### **3.3.4** *I*<sub>CC</sub> Effects on Device Performance

The  $R_{\rm OFF}$  and the  $R_{\rm ON}$  has been statistically analyzed over  $I_{\rm CC}$  ranges from 50  $\mu$ A to 500  $\mu$ A at fixed  $V_{\rm RESET-STOP} = -2.0$  V during the DC measurement for the 10 devices with 30 switching cycles for each  $V_{\rm RESET-STOP}$  condition. In general, the  $R_{\rm OFF}$  increases as the  $I_{\rm CC}$  decreases, but the amount of  $R_{\rm OFF}$ increase with  $I_{\rm OFF}$  change is much smaller than one with  $V_{\rm RESET-STOP}$ change. The Bi-20 nm sample shows constantly higher  $R_{\rm OFF}$  than the REF device over all  $I_{\rm CC}$  ranges as shown in Fig. 3.28(a). Especially at low  $I_{\rm CC}$ regimes (50  $\mu$ A, 100  $\mu$ A), the continuous  $R_{\rm OFF}$  increase was observed from the Bi-20 nm, whereas the REF sample showed the saturated  $R_{\rm OFF}$  starting from  $I_{\rm CC} = 100 \,\mu$ A. The Bi-20 nm kept increasing its  $R_{\rm OFF}$  from 500  $k\Omega$  at  $I_{\rm CC} = 100 \,\mu$ A to 600  $k\Omega$  at  $I_{\rm CC} = 50 \,\mu$ A, while the REF showed the saturated  $R_{\rm OFF} = 300 \,k\Omega$  from  $I_{\rm CC} = 100 \,\mu$ A. Fig. 3.28(b) shows the  $R_{\rm ON}$ 



Figure 3.28: Statistical analysis of  $I_{\rm CC}$  effect for Bi-layer and single layer Ta<sub>2</sub>O<sub>5</sub> ReRAM ranging from 50  $\mu$ A to 500  $\mu$ A for (a)  $R_{\rm OFF}$ , (b)  $R_{\rm ON}$ .



Figure 3.29: (a) Median  $R_{\text{OFF}}$  and  $R_{\text{ON}}$  for Bi-layer and single layer Ta<sub>2</sub>O<sub>5</sub> ReRAM depending on  $I_{\text{CC}}$  ranging from 50  $\mu$ A to 500  $\mu$ A, (b)  $R_{\text{OFF}} / R_{\text{ON}}$  ratio for bilayer and single layer Ta<sub>2</sub>O<sub>5</sub> ReRAM depending on  $I_{\text{CC}}$  ranging from 50  $\mu$ A to 500  $\mu$ A.

comparison and both splits have a similar trend of  $R_{\rm ON}$  over the  $I_{\rm CC}$  changes. Since the Bi-20 nm sample achieves the increased  $R_{\rm OFF}$  with similar  $R_{\rm ON}$  compared with the REF sample over all  $I_{\rm CC}$  ranges as shown in Fig. 3.29(a), an improved  $R_{\rm OFF} / R_{\rm ON}$  ratio is achieved with Bi-20 nm TaO<sub>x</sub> device in Fig. 3.29(b). Even at the low  $I_{\rm CC}$  (=50  $\mu$ A), the Bi-20 nm could maintain the  $R_{\rm OFF} / R_{\rm ON}$  ratio higher than 100, whereas the REF had less than 60.

Simplified model to explain why the  $R_{\text{OFF}}$  increases with the TaO<sub>x</sub> layer, keeping the  $R_{\text{ON}}$  constant is depicted in Fig. 3.30 [63]. At initial state, the



Figure 3.30: Simplified model to explain the  $R_{\text{OFF}}$  difference between Bi-layer and REF (Single-layer) sample [63].

REF device has more defects (oxygen vacancies) in the Ta<sub>2</sub>O<sub>5</sub> switching layer than the Bi-20 nm device. It is due to the Ta ohmic electrode layer making a direct contact to the Ta<sub>2</sub>O<sub>5</sub> layer absorbing more oxygen. During switching operations (SET and RESET), the initially generated defects can affect switching characteristics. Since the switching characteristics are governed by the current flowing through the conductive filament during on-state, the  $R_{\rm ON}$ of both splits showed the similar  $I_{\rm CC}$  dependence in Fig. 3.28(b). However, for the  $R_{\rm OFF}$ , the switching characteristics are dominated by the neighboring defects in the Ta<sub>2</sub>O<sub>5</sub> layer. It means that the switching characteristics of  $R_{\rm OFF}$  are more sensitive to the neighboring defects than the  $R_{\rm ON}$ . As operation current is reduced by  $I_{\rm CC}$ , the formed filament becomes thinner and weaker so that the influence of neighboring defects will become stronger. Fig. 3.31 shows the expected distribution of oxygen vacancies under the electric



Figure 3.31: Distribution of oxygen vacancies under the electric field (E) during the RESET process. The sketches are based on expected concentration profiles of oxygen vacancy ( $V_{\rm O}$ ) during the ReRAM switching cycle (a) from reference device (Pt/Ta<sub>2</sub>O<sub>5</sub>/Ta/Pt), (b) from 20nm-thick Bi-layer device (Pt/Ta<sub>2</sub>O<sub>5</sub>/TaO<sub>x</sub>/Ta/Pt)



Figure 3.32: Data retention performance for Bi-layer and single layer (REF)  $Ta_2O_5$  ReRAM devices at 125 °C up to  $10^4$  seconds.

field (E) during the RESET process from both the reference device and 20 nmthick Bi-layer device. During the RESET process, the oxygen vacancies are depleted near the high work-function Pt electrode (BE) and pile up at the ohmic electrode interface by redistribution of charged oxygen vacancies ( $V_{\rm O}$ ) under the electrical field. The depletion at the high work-function Pt electrode results in a space charge region and a high barrier height blocking the electron conduction as shown in Fig. 3.31(a). However, by adding conductive TaO<sub>x</sub> layer, the distribution of  $V_{\rm O}$  becomes lowered in the TaO<sub>x</sub> switching layer during the  $R_{\rm OFF}$  state in Fig. 3.31(b). Therefore, the Bi-20 nm device with reduced number of defects could maintain the stable and thinner filament resulting in continuously increasing  $R_{\text{OFF}}$  even at low  $I_{\text{CC}}$  levels.

#### 3.3.5 Retention Comparison at 125°C

A retention measurement has been made at  $125 \,^{\circ}\text{C}$  based on  $9 \sim 11$  devices for each split as shown in Fig. 3.32. Good retention was observed from all splits up to  $10^4$  seconds. There was no difference observed in retention performance with TaO<sub>x</sub> Bi-layer devices.

#### 3.3.6 Summary of this section

In summary, the effect of additional  $TaO_x$  layer insertion in the conventional ReRAM stack has been analyzed for  $80\,\mathrm{nm} \times 80\,\mathrm{nm}$  device size. The  $V_{\mathrm{FORM}}$ increased up to 3.6 V from 2.0 V with inserted TaO<sub>x</sub> layer. However, the split without Ta-ohmic electrode didn't show any increased  $V_{\rm FORM}$  even with additional 20 nm-thick  $TaO_x$  layer and it has catastrophic switching failures during the 1<sup>st</sup> RESET and SET processes. No stable switching was observed from the devices without the Ta ohmic electrode with  $20 \,\mathrm{nm}$ -thick TaO<sub>x</sub>. Both Bi-20 nm and REF devices showed comparable performance for the  $R_{\rm OFF}$  and  $R_{\rm ON}$  with respective to the  $V_{\rm RESET-STOP}$  effect ranging from -1.4 V to -2.2 V. However, in the  $I_{\rm CC}$  effect, the Bi-20 nm device achieved continuously increasing  $R_{\text{OFF}}$  even at low  $I_{\text{CC}}$  regime (50  $\mu$ A), while the REF device showed an early saturation of  $R_{\rm OFF}$  starting from  $I_{\rm CC} = 100 \,\mu {\rm A}$ . For the  $R_{\rm ON},$  both had a comparable performance over all  $I_{\rm CC}$  ranges from  $50\,\mu{\rm A}$ to 500  $\mu$ A. Therefore, an improved  $R_{OFF}/R_{ON}$  ratio was achieved with the  $Bi-20 \text{ nm TaO}_x$  device and its ratio was maintained over 100 even at low  $I_{CC}$ = 50  $\mu$ A, whereas the REF device showed less than 60 of  $R_{\rm OFF}/R_{\rm ON}$  ratio under the same condition. A good retention was obtained from both splits at  $125 \,^{\circ}\text{C}$  up to  $10^4$  seconds. There was no performance degradation in retention with the additional  $TaO_x$  layer. It seems that  $Bi-20 \text{ nm } TaO_x$  layer is a good option to improve the memory window  $(R_{\rm OFF}/R_{\rm ON})$  especially at low current condition  $(50 \,\mu A)$ .

## 3.4 Conclusion of this chapter

In this chapter, impact of the process parameters of the Ta<sub>2</sub>O<sub>5</sub> switching layer on the electrical performance of the ReRAM has been studied including the effects of RF sputtering power, the thickness effect of Ta<sub>2</sub>O<sub>5</sub> switching layer, and the Bi-layer (Ta<sub>2</sub>O<sub>5</sub>/TaO<sub>x</sub>) structure. For the effect of RF sputtering power, the RF40% (236W) condition shows the best  $R_{\rm OFF}/R_{\rm ON}$  performance with stable endurance up to 10<sup>6</sup> cycles (@1.0  $\mu$ s) and good retention at 125 °C for 10<sup>4</sup> seconds. For the thickness effect of Ta<sub>2</sub>O<sub>5</sub> switching layer, the good  $R_{\rm OFF}/R_{\rm ON}$  ratio was achieved from the 7 nm-thick Ta<sub>2</sub>O<sub>5</sub> with relatively lower  $V_{\rm FORM}$  (1.8 V) compared with the 13 nm-thick Ta<sub>2</sub>O<sub>5</sub> (3.0 V). The improved  $R_{\rm OFF}$  performance was observed with 7.0 nm-thick Ta<sub>2</sub>O<sub>5</sub>/20 nm-thick TaO<sub>x</sub> Bi-layer structure at low  $I_{\rm CC}$  level (50  $\mu$ A) due to a better control of defects in the Ta<sub>2</sub>O<sub>5</sub> switching layer.

## Chapter 4

## Ohmic electrode for $Ta_2O_5$ ReRAM

In this chapter, effects of ohmic electrode (Ta, W, Hf, Ti) and thickness variation of Ta-ohmic electrode in Ta<sub>2</sub>O<sub>5</sub> ReRAM will be discussed in detail. Defect formation energy for each ohmic electrode in Ta<sub>2</sub>O<sub>5</sub> will be discussed. Difference of defect formation energy can affect the switching parameters such  $V_{\text{FORM}}$ ,  $V_{\text{SET}}$ ,  $V_{\text{RESET}}$  and the switching speed of RESET and SET process.

## 4.1 Role of ohmic electrodes (Ta, W, Hf, Ti)

Metal-oxide based bipolar ReRAM devices consist of an insulating switching layer stacked between two asymmetric metal electrodes: one low work function (WF) ohmic electrode (OE) (which is also easily oxidizable), such as W, Ti, Hf, or Ta, and a high WF (inert) metal electrode, such as Pt. The resistive switching mechanism relies on the motion of mobile ionic defects under the applied electrical field. While motion of metal cations has been evidenced and their role cannot be excluded [64], the most widely accepted model is based on (double) positively charged oxygen vacancy defects Vö. These Vo's are introduced in the switching layer during the initial forming step, which results in the formation of a filamentary region with a high concentration of oxygen vacancies between these two electrodes. The main process of Vo defect generation during forming is thought to be extrinsic defect generation due to oxygen excorporation (Equation 1, following the Kröger-Vink notation [22]):

$$O_{O}^{x} \longleftrightarrow V\ddot{o} + 2e' + \frac{1}{2}O_{2}(g)$$
 (1) [65]

When the electrons are localized at the metal cations, (1) becomes:

$$O_O^x + 2M_M^x \longleftrightarrow V\ddot{o} + 2M_M' + \frac{1}{2}O_2(g)$$
 (2)

The presence of the Vö, by a local redox reaction, changes the valence of the neighbouring metal cations in the metal oxide film (note that the Kröger-Vink notation only lists relative charges, with the metal here changing from neutral to negative. In absolute charge notation, the cation may go e.g. from charge state 5+ to 4+), hence, it is termed as valence change memory or VCM [30, 66].

Besides the forming process (Eq. 1), the  $V_O$ 's are also introduced during processing by oxygen exchange between the oxide layer and the OE layer, i.e. oxygen is extracted from the metal oxide (MO) and oxidizes the OE metal (=M\*) to the formation of M\*-oxide, see Equation 3 (for notation,  $M_{M(MO)}$ stands for an M atom on a M-metal site in the MO metal-oxide, while M\*  $M^*(M^*)$  stands for an M\* atom on a M\*-metal site in the M\* metal etc.). Here, it is assumed that the M\* oxidizes to valence +4, i.e. forms a new phase M\*O<sub>2</sub>:

$$2O^{x}_{O(MO)} + 4M^{x}_{M(MO)} + M^{*x}_{M^{*}(M^{*})} \longleftrightarrow$$
$$2V\ddot{o}_{(MO)} + 4M'_{M(MO)} + M^{*}O_{2} + V'''_{M^{*}(M^{*})} + 4h^{\bullet}$$
(3),

In case, the cap layer is already partly oxidized at the interface (to  $M^*O_{2-\delta}$ ), as e.g. during device operation, the oxygen exchange corresponds to a reverse  $V_O$  exchange, see equation (4):

$$O^{x}_{O(MO)} + 2M^{x}_{M(MO)} + V\ddot{o}_{(M^{*}O)} + 2M^{*'}_{M^{*}(M^{*}O)} \longleftrightarrow$$

$$V\ddot{o}_{(MO)} + 2M'_{M(MO)} + 2M^{*x}_{M^{*}(M^{*}O)} + O^{x}_{O(M^{*}O)}$$
(4)

The oxygen exchange with the OE during deposition introduces a high concentration of the  $V_O$  located in the oxide film near the OE electrode (so called defect 'reservoir'). The resultant introduction of  $V_O$  in the oxide film lowers the  $R_{initial}$  and the  $V_{FORM}$  of the device. For a Pt/SrTiO<sub>3</sub>/Ti VCM cell, it is demonstrated that the  $V_{FORM}$  depends on SrTiO<sub>3</sub>/Ti layer thickness ratio [67]. The SrTiO<sub>3</sub> layer is further chemically reduced by a thicker Ti layer, which finally leads to an electroforming-free device. Most switching models, however, presume that during the RESET/SET switching process, only a redistribution of the  $V_O$  within the oxide layer takes place keeping the total amount of the  $V_O$ 's constant, i.e. no further oxygen exchange with the OE takes place during the switching process.

As mobile donors, the Vö can influence the overall resistance of the ReRAM First, the local conductivity of the metal-oxide film cell in two ways. increases with increasing  $V_O$  concentration  $[V_O]$  [68–70]. Second, the electrostatic barrier heights at the high WF metal/oxide interface are modulated by the local  $V_{O}$  concentration due to the Schottky effect [30], [71, 72]. During the RESET/SET switching (applying positive/negative bias to the inert electrode), the  $V_0$ 's move away/towards the interface with the high WF electrode (in accordance with disrupting/restoring the filament). It is assumed that the OE forms an Ohmic contact with the metal-oxide layer, whereas in absence of a high concentration of Vö (disrupted filament) the high WF metal forms high Schottky barrier that dominates the overall resistance in the HRS. During the SET operation, the Vo's move to the high WF, where the increased V<sub>O</sub> concentration lowers the Schottky barrier and the device switches to the LRS. Hence, interfacial conduction strongly affects the resistive values in the different states of the oxide ReRAM [73], [74]. In this study, we analyzed Ta<sub>2</sub>O<sub>5</sub>-based ReRAM devices using different OE materials (W, Ta, Ti and Hf). Among various oxide switching materials, the  $Ta_2O_5$ -based ReRAMs exhibit excellent performance in switching speed [2], endurance [1], [75], retention [76] and low power [77], [78], [79]. The OE materials are chosen for the defect formation energy of oxygen vacancy  $(E_{\rm VO})$  with respect to the Ta<sub>2</sub>O<sub>5</sub> layer. For the Hf and the Ti, this  $E_{\rm VO}$  is negative, whereas it is positive for the Ta and the W. In this experiment, we have observed that the OE not only affects the  $V_{\rm FORM}$  but also the RESET process. The devices with the Hf and the Ti electrode show an early RESET failure, whereas the devices with the Ta and the W OE show highly reliable switching behaviour. The Pt/Ta<sub>2</sub>O<sub>5</sub>/W ReRAM devices show faster RESET process than the Pt/Ta<sub>2</sub>O<sub>5</sub>/Ta, which leads to higher  $R_{\rm OFF}/R_{\rm ON}$  ratio under the same bias conditions. These observations indicate that oxygen interchange with the OE plays an important role during the resistive switching process. Based on these findings, an advanced resistive switching model, where the oxygen exchange reaction at the OE interface plays a vital role in determining of the resistance states, is presented.

#### 4.1.1 Fabrication



Figure 4.1: (a) A schematic cross-sectional diagram with experimental split conditions with different OE materials (W, Ta, Ti and Hf). (b) TEM images of W-electrode and Ta-electrode devices confirming target thickness of the corresponding layers.

In this study,  $2 \times 2\mu m^2$  size device with 30 nm-thick BE (Pt), 7 nm-thick Ta<sub>2</sub>O<sub>5</sub>

, 4 different types of OE with 13 nm-thick layer and 25 nm-thick Pt (TE) is used and these stacks lead to the  $Pt(BE)/Ta_2O_5/OE(OE)/Pt$  ReRAM device sketched in 4.1(a). The cross sectional TEM images of the ReRAM devices with the Ta-OE and the W-OE layer confirm the thicknesses of corresponding device stacks in Fig. 4.1(b). The device characterization is performed using the Keithley 4200SCS under atmospheric conditions at room temperature.

#### 4.1.2 V<sub>O</sub> defect formation energies and $V_{\text{FORM}}$

The driving force of the interfacial chemical reaction (see eq. 3) is related to the energy of oxygen vacancy defect formation ( $E_{\rm VO}$ ) in the metal oxide at the OE interface [80],[81],[82]. Recently, Guo et al. calculated the  $E_{\rm VO}$  in different metal oxides, and for different metal cap layers [83],[84]. In these defect energy calculations, they made a difference between O-rich and O-poor conditions. The O-rich conditions actually apply to the metal oxide exposed to an oxygen ambient (with a certain pO<sub>2</sub>). The O-poor condition corresponds to the metal-oxide in contact with an OE layer of the same metal as the oxide host metal (M\*=M).



Figure 4.2: (a) Interfacial defect formation energy for oxygen vacancy defects  $E_{\rm VO}$  in Ta<sub>2</sub>O<sub>5</sub> and HfO<sub>2</sub> as function of the oxygen chemical potential. This chemical potential is determined by the OE present as indicated here for Ta, W, Ti and Hf. (b)  $V_{\rm FORM}$  of the Ta<sub>2</sub>O<sub>5</sub> ReRAM device for each ohmic metal electrode (W, Ta, Ti and Hf)

In that case, the energy required for removing the O from the metal oxide is nearly completely compensated by the (negative) free energy of oxidation of the metal cap, and the resultant defect formation energy is approximately 0. Fig. 4.2(a) shows the calculated  $E_{\rm VO}$  values in HfO<sub>2</sub> and Ta<sub>2</sub>O<sub>5</sub> in contact with different OE (based on Fig. 5 of [85], where the energy values for the Hf and the Ti with respect to the  $Ta_2O_5$  have been extrapolated based on available data in the reference [83],[84]. Based on these calculations, the  $E_{\rm VO}$ for the  $Ta_2O_5$  layer is estimated to be 1.4 eV for W-electrode, 0.1 eV for Taelectrode. -0.6 eV for Ti-electrode and -1.5 eV for Hf-electrode. In general, as depicted in Fig. 4.2(a), the  $E_{\rm VO}$  increases with the stability (i.e. free energy of oxide formation) of the host oxide (cf. parallel shift of defect energy for  $Ta_2O_5$  and  $HfO_2$ ), and decreases according to the stability of the metal cap oxide (horizontal shift according to OE metal used. The O chemical potential corresponds to the equilibrium oxygen partial pressure of the  $M^*/M^*O$  couple, reflecting the relative M\*O stability). It can be observed that a cap metal that has a more stable oxide than the oxide host metal (e.g.,  $Ta_2O_5$  capped with Hf and Ti) results in a negative regime. A positive  $E_{\rm VO}$  is required for stable switching [85], as the negative  $E_{\rm VO}$  would result in a continuous increase of the  $V_{O}$  in the switching film, resulting in a non-switchable, conducting film. The influence of the OE on the  $V_{\rm FORM}$  was investigated by measuring 50 devices for each device stack. The forming process was performed by a positive DC voltage sweep (+3.0 V) applied to the OE with  $I_{\rm CC} = 1.0 \,\mathrm{mA}$ . The forming statistics of the four different device stacks are given in Fig. 4.2(b). A clear dependence of the  $V_{\rm FORM}$  on the OE material is observed. The lowest  $V_{\rm FORM}$ is observed for the Hf-electrode devices (0.84 V in median), followed by the Ti-electrode devices ( $V_{\text{FORM}} = 1.64 \text{ V}$  in median). The W-electrode devices show the highest  $V_{\text{FORM}}$  (2.21 V in median) followed by the Ta-electrode ones  $(V_{\text{FORM}} = 1.84 \text{ V in median})$ . The  $V_{\text{FORM}}$  trend as shown in Fig. 4.2(b) clearly correspond with the oxygen vacancy defect formation energies at the respective  $OE/Ta_2O_5$  interfaces as shown in Fig. 4.2(a).

# 4.1.3 $V_0$ defect formation energies and early RESET failures

During the switching, the ReRAM devices with the Ti- and the Hf-OE show a failure in the RESET process within the first 20 cycles.



Figure 4.3: At the given  $I_{\rm CC}$  of 1.0 mA, the switching curves of Ta<sub>2</sub>O<sub>5</sub> ReRAM with different OE and the maximum RESET voltage of -1.2 V are examined. (a) Early RESET failures from Hf and Ti electrodes, (b) Stable switching cycles of SET and RESET from Ta and W electrodes.

This early RESET failure is shown in Fig. 4.3(a). The gray lines show the switching behavior of the Ta<sub>2</sub>O<sub>5</sub> ReRAM with the Ti- and the Hf-OE before failure. After the RESET failure the ReRAM devices exhibit ohmic *I-V* behavior and are stuck in the LRS regime. In contrast, stable switching operation has been observed with the W- and the Ta-OE under the same biasing conditions as shown in Fig. 4.3(b). Average switching curves are shown in red for the W-OE and in blue for the Ta-OE devices. The occurrence of RESET failure or stable switching clearly correlates with (the sign of)  $E_{\rm VO}$  at the OE/Ta<sub>2</sub>O<sub>5</sub> interfaces during the switching process. This will be discussed with more details in the latter part of this study.

### 4.1.4 **RESET process** ( $V_{\text{RESET-STOP}}$ vs. $R_{\text{OFF}}$ )

#### 4.1.4.1 **RESET** performance for DC analysis

Since the Hf- and Ti-based devices show the early RESET failure, only the W- and Ta-OE based  $Ta_2O_5$  ReRAM devices are further investigated and compared under identical bias conditions.

Fig. 4.4(a) shows a typical I-V characteristics of Ta<sub>2</sub>O<sub>5</sub> device at  $I_{CC}$  of 1.0 mA exhibiting the gradual RESET transition for two different RESET



Figure 4.4: (a) Typical I-V characteristics of the Ta<sub>2</sub>O<sub>5</sub> ReRAM device for two different  $V_{\text{RESET}-\text{STOP}}$  conditions (-1.4 V, -2.0 V), (b)  $R_{\text{OFF}}$  change depending on  $V_{\text{RESET}-\text{STOP}}$  increment for two OE materials (W and Ta), (c) Comparison of  $R_{\text{OFF}}/R_{\text{ON}}$  ratio as a function of the  $V_{\text{RESET}-\text{STOP}}$  increment for the Ta- and the W-OE ReRAM device.

stop voltages ( $V_{\text{RESET-STOP}} = -1.4 \text{ V}$  & -2.0 V). The higher RESET voltage toggles the device into a higher  $R_{\text{OFF}}$  value [50],[51],[52], which subsequently results in a higher SET voltage. This phenomenon is attributed to the fact that under the electric field during RESET, the V<sub>O</sub>'s drift away from the high WF metal electrode resulting in an increase of the effective Schottky barrier height. This drift, however, builds up a concentration gradient giving rise to an opposite diffusion flow of V<sub>O</sub>. Hence, the V<sub>O</sub> distribution approaches an equilibrium (balance) over time [74]. This equilibrium profile is frozen, when the voltage is switched off and depends on the maximum applied RESET voltage. When the RESET voltage increases, the Ta<sub>2</sub>O<sub>5</sub> close to the high WF metal electrode becomes more depleted from V<sub>O</sub>'s and, thus, the resulting  $R_{\text{OFF}}$  value becomes higher [44],[45],[46],[47]. The effects of the  $V_{\text{RESET-STOP}}$  on the  $R_{\text{OFF}}$  for the W- and the Ta-OE based Ta<sub>2</sub>O<sub>5</sub> devices are investigated in the range of -1.4 V to -2.0 V with -0.2 V increment under identical SET  $I_{\rm CC}$  of 1.0 mA using quasi-static voltage sweeps. The W-OE devices consistently yield higher  $R_{\rm OFF}$  than the Ta-OE devices, shown in Fig. 4.4(b). For the  $V_{\rm RESET-STOP} = -1.4 \text{ V}$ , the  $R_{\rm OFF}$  value of the Ta<sub>2</sub>O<sub>5</sub> ReRAM with the W-OE is 23  $k\Omega$  in comparison with 2.0  $k\Omega$  for the Ta-OE devices. At the  $V_{\rm RESET-STOP} = -2.0 \text{ V}$ , the  $R_{\rm OFF}$  value is further increased to 1.2  $M\Omega$  and 200  $k\Omega$  for the W- and the Ta-OE device, respectively. Due to the high  $R_{\rm OFF}$  for the W-OE device with similar  $R_{\rm ON}$ , the  $R_{\rm OFF}/R_{\rm ON}$  ratio of the W-OE based Ta<sub>2</sub>O<sub>5</sub> device is more than 1,000 at  $V_{\rm RESET-STOP} = -1.8 \text{ V}$ . This is about 12 times higher than the one for the Ta-OE device as shown in Fig. 4.4(c).





Figure 4.5: (a) Schematics of pulse application during the AC measurement, (b) Comparison of the RESET kinetics between the W- and Ta-OE with 100 ns and 100  $\mu$ s pulse width showing resistance change over applied RESET voltage.

The AC RESET behavior of the Ta- and W-OE based Ta<sub>2</sub>O<sub>5</sub> devices is further investigated using voltage pulses of 100 ns and 100  $\mu$ s length. The measurement schematics of AC pulse sequences are shown in Fig. 4.5(a). The  $R_{\rm ON}$  of all devices is always kept constant to about  $400 \Omega$ , which is verified by a 0.1 V read pulse with  $1.0 \,\mu s$  width before the RESET pulse application. Fig. 4.5(b) shows the  $R_{\text{OFF}}$  change for different RESET voltages ranging from -1.2 V to -2.0 V at both 100 ns and 100  $\mu$ s pulse widths. For both, the W- and Ta-OE devices, the  $R_{\text{OFF}}$  state varies with the pulse voltage amplitude. For both pulse widths, the rate of resistance change over voltage amplitude is steeper for the W-OE than that of the Ta-OE device. For the 100 ns pulse width, at the  $V_{\text{RESET-Pulse}} = -2.0 \text{ V}$ , the  $R_{\text{OFF}}$  of the W-OE based Ta<sub>2</sub>O<sub>5</sub> device was approximately 15 times (221  $k\Omega$  for W vs. 16  $k\Omega$  for Ta) higher than that of Ta-OE device. For the longer RESET pulse (100  $\mu$ s) at  $V_{\text{RESET-Pulse}} = -2.0 \text{ V}$ , the resistance of the W-OE device was about 20 times  $(1.1 M\Omega)$  for W vs.  $53 k\Omega$  for Ta) higher than that of Ta-OE device. As expected, longer pulses  $(100 \,\mu s)$  result in a higher resistance change than the short pulses  $(100 \, ns)$ for both device stacks at given voltage amplitude [86]. The RESET pulse experiment is consistent with the DC-RESET results, where the W-OE shows higher  $R_{\text{OFF}}$  at any given RESET voltage. The results from both AC and DC measurements thus confirm that the OE material affects the RESET switching speed and equilibrium in the device, which verifies the presumption that oxygen exchange at the OE/metal-oxide interface actively contributes to the switching process.

#### 4.1.5 SET performance

Next, the SET kinetics of the Ta<sub>2</sub>O<sub>5</sub> device for both OE have been investigated with varying amplitudes  $V_{\text{SET-Pulse}}$ , as shown in Fig. 4.6(a). The transient SET pulse (in gray) and its corresponding transient SET current ( $I_{\text{SET-Pulse}}$ ) in blue is measured for  $V_{\text{SET-Pulse}} = 1.2$  V and 1.45 V with Ta-OE device. Prior to the SET pulse application, the  $R_{\text{OFF}}$  value for both conditions was kept between 150 k $\Omega$ , to 200 k $\Omega$ .

In the beginning of the  $V_{\text{SET-Pulse}}$ , the corresponding  $I_{\text{SET-Pulse}}$  is relatively low. However, after some time the current level shows a sudden increase. The point in time at which this abrupt increase in the current is observed, is defined



Figure 4.6: (a) Examples of the measured transient current (in blue) and the applied SET pulse (in gray) of  $V_{\text{SET}} = 1.3 \text{ V}$  and 1.75 V. The abrupt increase of current is identified as the SET process. The SET time ( $t_{\text{SET}}$ ) is obtained depending on the amplitude of SET pulse. (b) A correlation between the  $t_{\text{SET}}$  and the SET Pulse amplitude for both W- (in red) and Ta-OE (in blue) illustrating the ultra-high nonlinearity of the SET kinetics.

as SET switching time,  $t_{\text{SET}}$ . For the lower  $V_{\text{SET-Pulse}}$  (1.2 V), a longer  $t_{\text{SET}}$ (45 ns) is required to switch the device to the LRS whereas a shorter  $t_{\text{SET}}$ (15 ns) is observed at the higher  $V_{\text{SET-Pulse}}$  (1.45 V). This measurement has been carried out over a wide  $V_{\text{SET-Pulse}}$  range spanning from 0.6 V to 1.6 V with 25 mV increment for each OE, shown in Fig. 4.6(b). A clear correlation between  $V_{\text{SET-Pulse}}$  and  $t_{\text{SET}}$  is observed for both devices. As the  $V_{\text{SET-Pulse}}$ increases, the  $t_{\text{SET}}$  becomes shorter as reported for other devices [87],[88],[89]. For the complete voltage range the Ta-OE devices show the shorter  $t_{\text{SET}}$  i.e. faster SET process. So, the transition from  $R_{\text{OFF}}$  to  $R_{\text{ON}}$  for the SET process appears faster with Ta-OE, which is the exactly opposite to the RESET process of the device (that is faster for the W-OE). This outcome further supports the assumption that the OE plays an active role during the switching process.

#### 4.1.6 Theoretical explanation

The experimental results indicate that the OE plays an active role during the switching process in the VCM ReRAM devices. In analogy to the forming process, an oxygen exchange reaction occurs during switching at the OE/metaloxide interfaces. Thus, the former assumptions of the switching process, in which the amount of  $V_O$  in the filament stays constant needs to be modified [90]. In addition to the movement of the  $V_O$ 's in the filament, an oxygen exchange takes place at the OE/oxide interface. Hence, the total amount of the  $V_O$ 's within the filament changes during the switching process. This modified switching model is illustrated in Fig. 4.7.



Figure 4.7: Illustration showing the movements of oxygen vacancies and oxygen ions during the SET and the RESET process

During the SET transition, the oxygen vacancies drift towards the high WF metal electrode and decrease the Schottky barrier height. This is corresponding to oxygen moving towards the OE interface, where due to the oxygen exchange reaction oxygen is extracted from the metal-oxide and incorporated in the OE. By this, the electrode may be locally oxidized forming a sub-oxide (which would be still be very conductive), while the total amount of the V<sub>O</sub> in the metal-oxide increases (cf. equation 3, proceeding to the left). During the RESET process, the opposite movement of the V<sub>O</sub>'s result in their depletion at the high WF metal electrode and accumulation at the OE electrode. Due to the oxygen exchange reaction at the electrode, oxygen is incorporated in the oxide layer lowering the amount of vacancies at the OE interface. Thus, the total amount of the V<sub>O</sub>'s decreases in the oxide layer. The rate of this oxygen ion from the switching oxide layer (SET) is achieved for a lower (positive)  $E_{VO}$ .

values. In contrast, the re-incorporation of oxygen ions into the switching oxide layer (RESET) is faster for higher (positive)  $E_{\rm VO}$ . Thus, a higher  $E_{\rm VO}$  is beneficial for faster RESET operation. The experimental observations can now be explained in the context of the modified model.

The early RESET failure occurs in the Ti- and Hf-OE devices. For those two electrodes,  $E_{\rm VO}$  is negative, i.e. there is a continuous thermodynamic drive for V<sub>O</sub> formation. Kinetic barriers to this may be lowered due to Joule heating during the switching process, with oxygen extraction from the Ta<sub>2</sub>O<sub>5</sub> strongly enhanced during the SET process while O re-incorporation during RESET process is strongly reduced. Hence, the total amount of the oxygen vacancies is increasing from cycle to cycle, reducing the film resistivity. Eventually, the current and the dissipated power during the RESET process is so high that oxygen may get excorporated at the opposite Pt electrode (i.e., we get a spurious SET at this Pt electrode), resulting in an overall RESET failure. For the Ta- and W-OE devices, the oxygen exchange during the SET and the RESET process is better balanced and thus stable switching is obtained. The different speed of the RESET process for these devices can also be explained with the oxygen exchange model. Fig. 4.8 explains the change in the profile of the oxygen vacancy during the RESET process [91].

During the RESET process, the oxygen vacancies are depleted near the high WF Pt electrode and pile up at the OE interface by redistribution of charged oxygen vacancies (Vö) under the electric field (E), as shown in Fig. 4.8(a). The depletion at the high WF Pt electrode results in a space charge region and a high barrier height blocking the electron conduction. The diffusion (D) of the  $V_O$  will counteract the concentration gradient build-up by the drift, resulting in equilibrium in Fig. 4.8(b). By that, the  $V_O$  accumulation at the OE will be reduced. However, these amount of the  $V_O$  will diffuse towards the high WF Pt electrode, decreasing the depletion and increasing the current in the  $R_{OFF}$ . The oxygen (O) exchange with the OE will reduce the high  $V_O$  concentration lowering the back-diffusion force (D), shown in Fig. 4.8(c). As the result, a lowered concentration of the  $V_O$  at the high WF Pt interface can be maintained and the leakage current at  $R_{OFF}$  remains low. The W-OE can release oxygen (O) back easier than Ta-OE due to its higher energy for defect formation. This is why the W-OE can achieve lower leakage current (higher


Figure 4.8: (a) Redistribution of oxygen vacancies under the electric field (E) during the RESET process. Sketch based on simulations of  $V_O$  concentration profiles during ReRAM switching (b) Diffusion of oxygen vacancies counteracting the concentration gradient by the drift process. (c) Oxygen exchange with the OE resulting in lower concentration of oxygen vacancy at the Pt interface.

 $R_{\text{OFF}}$ ) with the same  $V_{\text{RESET}}$  application. In contrast, for the switching speed of the SET process, the Ta-OE is faster than the W-OE. This is attributed to the speed of the oxygen exchange reaction at the interface. The extraction of the oxygen ions at the OE electrode is faster for the Ta-OE because it has the lower  $E_{\text{VO}}$ .



#### 4.1.7 Endurance and retention

Figure 4.9: (a) Endurance for both electrodes up to  $10^6$  cycles (@1 $\mu$ s pulse width). (b) The data retention time for both electrodes at  $125^{\circ}$ C up to  $10^4$  seconds.

Successful endurance up to  $10^6$  cycles from 5 devices of each OE (W, Ta) has been achieved as shown in Fig. 4.9(a) and the applied reset condition is -1.6 V with  $1.0 \,\mu$ s pulse width. The thin line is corresponding to each individual endurance and the bold line (blue, red) represents the average value of thin lines for both  $R_{\rm OFF}$  and  $R_{\rm ON}$ . The resistance state is verified with 0.1 V pulse. Both electrodes (W, Ta) shows the good retention performance up to  $10^4$  seconds at 125°C in Fig. 4.9(b).

#### 4.1.8 3-Bit Multi-Level-Cell with W-OE

A higher memory window ( $R_{\text{OFF}}$  / $R_{\text{ON}}$  ratio) at given reset voltage can be achieved with W-OE, which facilitates the realization of Multi-Level-Cell (MLC) in this ReRAM device. Fig. 4.10(a) shows the cumulative distribution of the 3-bit MLC operation with 100 ns single pulse operation for 100 cycles. Prior to the reset pulse, the starting resistance level always maintains at the  $R_{\text{ON}} \sim 400 \,\Omega$  for all resistance states. Each of high resistance states is achieved with the reset pulse and then the resistance state returns to the  $R_{\text{ON}}$  state with the set pulse. The next higher resistance state is achieved with the increased amplitude of the reset pulse. The states distribution shows slight overlap, which can further be improved by using state-correction algorithms. The excellent data retention time of corresponding 8-states up to  $10^4$  seconds at  $125^{\circ}$ C, shown in Fig. 4.10(b) proves the feasibility of 3-bit MLC in the  $Ta_2O_5/W$  ReRAM devices.



Figure 4.10: W-electrode based  $Ta_2O_5$  ReRAM device for (a) 3-bit MLC operation with 100 ns pulse width. (b) Data retention time of the corresponding 8-states at  $125^{\circ}$ C up to  $10^4$  seconds.

#### 4.1.9 Summary of this section

In this study, Ta<sub>2</sub>O<sub>5</sub>-based ReRAM devices have been studied with W-, Ta-, Ti- and Hf-OEs. Based on our experimental observations, a modified switching model is proposed. In contrast to the previous models, the experimental results show that oxygen exchange reactions with the OE not only occur during the electroforming process, but also during each SET and RESET process. The relevant design property presumably is the interfacial oxygen defect formation energy  $E_{\rm VO}$  at the OE/oxide interface. The Ti- and Hf-OE devices suffer from an early RESET failure due to an accumulation of the V<sub>O</sub>'s during the switching cycles. This is explained by their negative  $E_{\rm VO}$ , which favors the reduction of the switching oxide layer. In contrast, the positive  $E_{\rm VO}$  for the Ta- and W-OE leads to highly stable switching process in the  $Ta_2O_5$  ReRAM. The W-OE devices show an increased  $R_{OFF}$  compared with the Ta-electrode under identical RESET conditions. This difference of the  $R_{\text{OFF}}$  value can also be explained by the oxygen exchange reaction. The  $E_{\rm VO}$  of Ta<sub>2</sub>O<sub>5</sub>/W favors incorporation of the oxygen ions into the switching oxide layer decreasing the total amount of the V<sub>O</sub> inside the switching oxide, which will lower the current in high resistance state under the given biasing conditions of the RESET process. On the opposite side, the lower  $E_{\rm VO}$  for Ta-OE results in faster SET processes than its counterpart W-OE. These

observations indicate that oxygen interchange with the OE plays an important role during the resistive switching, leading to extended modified switching model. The proposed model can explain the experimental dependence of the resistive switching properties as RESET depth and SET speed on the used material stack, and so will be beneficial for the future material's design of optimized ReRAM devices. Both W- and Ta-OEs show good endurance up to  $10^6$  cycles and retention time of  $10^4$  seconds at  $125^{\circ}$ C based on 2-states.

The Pt/Ta<sub>2</sub>O<sub>5</sub>/W/Pt ReRAM devices shows a higher  $R_{\rm OFF}$  value (at given  $V_{\rm RESET-STOP}$ ) than Pt/Ta<sub>2</sub>O<sub>5</sub>/Ta/Pt devices. This higher  $R_{\rm OFF}/R_{\rm ON}$  window with the W electrode device helps to achieve the MLC operation. 3-bit (8 states) MLC operation has been successfully demonstrated in the Pt/Ta<sub>2</sub>O<sub>5</sub>/W/Pt ReRAM device within  $\pm 2.0$  V operation window, and all 8-states show an excellent retention time of 10<sup>4</sup> seconds at 125°C without state overlapping.

## 4.2 Role of Ta-OE thickness

In order to achieve bipolar resistive switching in ReRAM, it is required to have asymmetrical structures especially between TE and BE. The cell asymmetry can be explained in a difference of metal work function in TE and BE. The BE should be an inert metal, while the TE is an oxygen scavenging layer. This oxygen scavenging layer introduces oxygen vacancy (V<sub>O</sub>) defects in the cell (and reduces the  $V_{\text{FORM}}$ ) and this in an asymmetric way, forming a kind of V<sub>O</sub> reservoir at the TE interface [1, 2]. In this section, the thickness effect of Ta-OE in the Ta<sub>2</sub>O<sub>5</sub> based ReRAM is analyzed.

#### 4.2.1 Device fabrication

In this study, nano-scale  $80 \times 80 \text{ nm}^2$  size ReRAM device were fabricated using Ta<sub>2</sub>O<sub>5</sub> oxide thin film, deposited by physical vapor deposition (PVD). Fig. 4.11(a) shows the layer stacks consisting of 30 nm-thick Pt (Bottom Electrode), 7 nm-thick Ta<sub>2</sub>O<sub>5</sub>, thickness splits of Ta-OE (3 nm, 7 nm, 13 nm, 30 nm) and 25 nm-thick Pt (Top Electrode). A top-down SEM image of nano-crossbar structure is also shown in Fig 4.11(b).



Figure 4.11: (a) A schematic cross-sectional diagram with experimental split conditions with different Ta-OE thickness (3 nm, 7 nm, 13 nm, 30 nm). (b) Scanning electron microscope image of the  $80 \times 80 \text{ nm}^2$  ReRAM device in passive crossbar configuration.

#### 4.2.2 Forming voltage

 $V_{\rm FORM}$  is compared depending on different Ta-OE thickness as shown in 4.12(a). It decreases as the Ta-OE increases. The 3nm-thick Ta showes the highest  $V_{\rm FORM}$  (= 3.0 V), while the lowest  $V_{\rm FORM}$  (= 2.0 V) was observed from the 30 nm-thick Ta.



Figure 4.12: (a)  $V_{\rm FORM}$  change with different Ta-OE thickness (3 nm, 7 nm, 13 nm, 30 nm). (b) Saturation of the  $V_{\rm FORM}$  with thicker Ta-OE in real scale plot.

It seems that the  $V_{\rm FORM}$  decreases abruptly from  $3\,{\rm nm}$  to  $7\,{\rm nm}$ , however, the

 $V_{\rm FORM}$  change becomes saturated from 13 nm-thick Ta ( $V_{\rm FORM} = 2.1$  V) as shown in 4.12(b). The decrease of  $V_{\rm FORM}$  is related to the amount of V<sub>O</sub> generated in Ta<sub>2</sub>O<sub>5</sub> film implying that the increase of Ta-OE thickness does not continuously proliferate the oxygen exchange [19,92].

#### 4.2.3 Current compliance effect



Figure 4.13:  $R_{\rm ON}$  change with different Ta-OE thickness (3 nm, 7 nm, 13 nm, 30 nm) (a) at the  $I_{\rm CC} = 100 \,\mu\text{A}$  (b) at the  $I_{\rm CC} = 500 \,\mu\text{A}$ .

An impact of  $I_{\rm CC}$  change on performance of ReRAM devices was analyzed over different thickness of Ta-OEs. Two distinctively different  $I_{\rm CC}$  levels (100  $\mu$ A, 500  $\mu$ A) are applied for electrical characterization based on DC measurement. Since it is well known that as the  $I_{\rm CC}$  levels directly impact the  $R_{\rm ON}$  states, the  $R_{\rm ON}$  performance was analyzed first. As you can observe from Fig. 4.13(a), all split thicknesses show relatively increased  $R_{\rm ON}$  states (>4  $k\Omega$ ) as expected at low  $I_{\rm CC}(@100 \,\mu\text{A})$ . There was no trend found with the thickness change of Ta-OE at the  $I_{\rm CC} = 100 \,\mu\text{A}$ . When the  $I_{\rm CC}$  level increases up to 500  $\mu$ A, overall resistance levels decrease from ~5.0  $k\Omega$  to ~1.5  $k\Omega$  without any correlation with the Ta-OE thickness as shown in Fig. 4.13(b). The distribution of  $R_{\rm ON}$ becomes wider with lower  $I_{\rm CC}$  level. Regardless of Ta-OE thickness, standard deviation for the  $I_{\rm CC} = 100 \,\mu\text{A}$  was about 1.5  $k\Omega$  while the standard deviation for the  $I_{\rm CC} = 500 \,\mu\text{A}$  is about 100  $\Omega$  implying the increased  $I_{\rm CC}$  could produce tighter distribution of  $R_{\rm ON}$  performance.

No impact of Ta-OE thickness was found for the  $R_{\rm ON}$  performance regardless of  $I_{\rm CC}$  levels.  $R_{\rm OFF}$  performance was also compared, shown in Fig.4.14. For both



Figure 4.14:  $R_{\text{OFF}}$  change with different Ta-OE thickness (a) at the  $I_{\text{CC}} = 100 \,\mu\text{A}$ (b) at the  $I_{\text{CC}} = 500 \,\mu\text{A}$ .

 $I_{\rm CC}$  conditions, there was difference of  $R_{\rm OFF}$  performance found irrespective of Ta-OE thickness. Unilike the improvement of  $R_{\rm ON}$  distribution with higher  $I_{\rm CC}$  level, there was no such an improvement observed in  $R_{\rm OFF}$  distribution with higher  $I_{\rm CC}$  application. Next, the impact of the Ta-OE on the  $I_{\rm RESET}$ has been analyzed. For this analysis, the applied  $V_{\rm RESET-STOP}$  was fixed to be -2.0 V. The  $I_{\rm RESET}$  is the highest current (in negative) during the RESET voltage sweep.



Figure 4.15:  $I_{\text{RESET}}$  change with different Ta-OE thickness (3 nm, 7 nm, 13 nm, 30 nm) (a) at the  $I_{\text{CC}} = 100 \,\mu\text{A}$  (b) at the  $I_{\text{CC}} = 500 \,\mu\text{A}$ .

The Fig. 4.15(a) shows the  $I_{\text{RESET}}$  comparison for the  $I_{\text{CC}} = 100 \,\mu\text{A}$ . The 3nm-thickness shows a bit increased  $I_{\text{RESET}}$  (-170  $\mu\text{A}$  vs. -150  $\mu\text{A}$ ) compared with the others under identical  $I_{\text{CC}} = 100 \,\mu\text{A}$  condition. For the  $I_{\text{CC}} =$ 

 $500 \,\mu\text{A}$  also, higher  $I_{\text{RESET}}$  (-550  $\mu\text{A}$  vs. -500  $\mu\text{A}$ ) is observed with wider distribution ( $\sigma$ : 76  $\mu\text{A}$  vs. 40  $\mu\text{A}$ ) in Fig. 4.15(b). Overall the 3nm-thickness shows an increased  $I_{\text{RESET}}$  with wider distribution compared with the others. And this analysis also clearly shows that as the  $I_{\text{CC}}$  increases, the corresponding  $I_{\text{RESET}}$  also increases (in negative). This is due to the fact the conductive filament size is proportional to the  $I_{\text{CC}}$  [93, 94] and it will require higher energy to break this filament.

#### 4.2.4 $V_{\text{RESET-STOP}}$ effect



Figure 4.16:  $R_{\text{OFF}}$  change with different Ta-OE thickness (3 nm, 7 nm, 13 nm, 30 nm) (a) at the  $V_{\text{RESET-STOP}} = -1.6 \text{ V}$  (b) at the  $V_{\text{RESET-STOP}} = -2.0 \text{ V}$ 

An impact of the  $V_{\text{RESET-STOP}}$  change on performance of ReRAM devices was analyzed over different thickness of the Ta-OEs. Two distinctively different  $V_{\text{RESET-STOP}}$  levels (-1.6 V, -2.0 V) are applied for electrical characterization based on DC measurement. It is well known that as the  $V_{\text{RESET-STOP}}$  can impact the  $R_{\text{OFF}}$  states and  $V_{\text{SET}}$ . As you can observe from Fig. 4.16(a), there was no difference in  $R_{\text{OFF}}$  levels regardless of Ta-OE thickness. When the  $V_{\text{RESET-STOP}}$  is raised up to -2.0 V, overall  $R_{\text{OFF}}$  levels increase as shown in Fig. 4.16(b).  $R_{\text{ON}}$  performance for both  $V_{\text{RESET-STOP}} = -1.6$  V and -2.0 V was also comparable irrespective of the Ta-OE thickness. Therefore, there was no difference in  $R_{\text{ON}} / R_{\text{OFF}}$  ratio for both  $V_{\text{RESET-STOP}}$  conditions in Fig. 4.17. However, it was clearly shown that as the  $V_{\text{RESET-STOP}}$  increases, the  $R_{\text{ON}}$   $/R_{\rm OFF}$  ratio improves due to the higher  $R_{\rm OFF}$  state which corresponds to larger gap between the high WF electrode and the conductive filament.



Figure 4.17:  $R_{\text{OFF}}/R_{\text{ON}}$  change with different Ta-OE thickness (3 nm, 7 nm, 13 nm, 30 nm) (a) at the  $V_{\text{RESET}-\text{STOP}} = -1.6 \text{ V}$  (b) at the  $V_{\text{RESET}-\text{STOP}} = -2.0 \text{ V}$ 

#### 4.2.5 Data retention time

The retention at 125 °C is compared in Fig. 4.18. Since major failure of retention for the Ta<sub>2</sub>O<sub>5</sub> based ReRAM devices are from the  $R_{\rm OFF}$  to the  $R_{\rm ON}$ , our analysis on the data retention is focused only on the  $R_{\rm OFF}$  states. All thicknesses show robust retention performance without any failure at 125 °C up to 10<sup>4</sup> seconds.

#### 4.2.6 Summary of this section

The Ta-OE thickness affects the  $V_{\rm FORM}$  of the Ta<sub>2</sub>O<sub>5</sub> ReRAM device. As the Ta-OE becomes thicker, the corresponding  $V_{\rm FORM}$  decreases. However, the reduction of  $V_{\rm FORM}$  becomes saturated at 13 nm thickness. The  $V_{\rm FORM}$ reduction is related to the amount of the V<sub>O</sub> generated in the Ta<sub>2</sub>O<sub>5</sub> film implying that the increase of the Ta-OE thickness does not continuously proliferate the oxygen exchange. Based on electrical characterization of DC sweeps for the SET and the RESET process, there was no correlation found between the thickness change of Ta-OE and measurement characteristics



Figure 4.18: Analysis of data retention time for all Ta-OE thicknesses at 125  $^{\circ}\mathrm{C}$  up to  $10^4$  seconds

such as  $R_{\rm ON}$ ,  $R_{\rm OFF}$ , memory window ( $R_{\rm OFF} / R_{\rm ON}$ ) and  $I_{\rm RESET}$  for both  $I_{\rm CC}$  effects and  $V_{\rm RESET-STOP}$  effects. However, this analysis helps to optimize the thickness of Ta-OE in order to reduce the  $V_{\rm FORM}$  in the Ta<sub>2</sub>O<sub>5</sub> based ReRAM devices.

### 4.3 Conclusion of this chapter

In this chapter, effects of the OE in the  $Ta_2O_5$  ReRAM devices have been analyzed for different OE-materials and Ta-OE thickness. For the OE-material investigation, the impact of four different OE materials (W, Ta, Ti, and Hf) was studied on the characteristics of  $Ta_2O_5$  ReRAM. Early RESET failures were observed from the Ti- and Hf-OE devices due to an accumulation of the V<sub>O</sub>'s during the switching cycles while highly stable switching processes were achieved with the W- and Ta-OE devices. The W-OE devices show an increased  $R_{OFF}$  compared with the Ta-electrode under identical RESET conditions and the difference can be explained by higher  $E_{\rm VO}$  of W-OE. On the other hand, the lower  $E_{\rm VO}$  for Ta-OE results in faster SET processes than W-OE.

For the study on the Ta-OE thickness change, as the Ta-OE becomes thicker, the corresponding  $V_{\rm FORM}$  decreases due to the increased amount of V<sub>O</sub> generated in Ta<sub>2</sub>O<sub>5</sub> layer. However, there was no further difference observed in electrical characterizations such as  $R_{\rm ON}$ ,  $R_{\rm OFF}$  in terms of  $V_{\rm RESET-STOP}$ and  $I_{\rm CC}$  effects by changing the Ta-OE thickness.

# Chapter 5

# Forming Free ReRAM Device

Here, in this chapter, we have investigated various device fabrication parameters of  $Ta_2O_5$  ReRAM devices, which might lower the  $V_{\rm FORM}$  such as switching layer thickness and OE thickness, rapid thermal annealing (RTA) at different temperature in oxygen ambient. Next, we investigate the impact of oxygen/nitrogen implantation on the  $V_{\rm FORM}$  and other switching characteristics parameter. In the end, we propose the mechanism of forming-free ReRAM devices resulted from the oxygen ion implantation process.

# 5.1 Stack engineering of $Ta_2O_5$ ReRAM for $V_{\text{FORM}}$ lowering

A possibility to reduce  $V_{\text{FORM}}$  by controlling the layer thickness of Ta<sub>2</sub>O<sub>5</sub> switching oxide and Ta-OE is investigated in this section.

#### 5.1.1 Thickness reduction: Ta-OE vs. Ta<sub>2</sub>O<sub>5</sub>

 $V_{\rm FORM}$  is generally affected by the thickness of the active switching layer and corresponding OE ,which is demonstrated by the forming- free HfO<sub>2</sub> based ReRAM device [19]. In previous chapter, we have studied the impact of the switching layer and OE thickness on the  $V_{\rm FORM}$  in detail and concluded the same trends of lowering the  $V_{\rm FORM}$  with the Ta<sub>2</sub>O<sub>5</sub> layer thickness.

Fig. 5.1 shows the dependence of  $V_{\text{FORM}}$  on the Ta<sub>2</sub>O<sub>5</sub> thickness and Ta-OE



Figure 5.1:  $V_{\rm FORM}$  variations (30 cells from each group) depending on thickness change of Ta-OE and Ta<sub>2</sub>O<sub>5</sub> switching layer for  $2 \times 2 \,\mu m^2 \, Pt/Ta_2O_5/Ta/Pt$  ReRAM device

thickness for the Pt/Ta<sub>2</sub>O<sub>5</sub>/Ta/Pt ReRAM device. The Ta-electrode thickness varied from 3 nm up to 30 nm with fixed 7 nm-thick Ta<sub>2</sub>O<sub>5</sub>, while the Ta<sub>2</sub>O<sub>5</sub> thickness ranged from 3 nm to 13 nm for fixed Ta-electrode thickness of 13 nm. For the Ta-OE (shown in red), as the electrode thickness increases, the corresponding  $V_{\rm FORM}$  decreases. However, the  $V_{\rm FORM}$  saturates around 2.0 V for the Ta thicknesses at or above 7 nm, and the forming process is still required even for the 30 nm-thick Ta-electrode. For the Ta<sub>2</sub>O<sub>5</sub> switching layer, as the thickness decreases, the  $V_{\rm FORM}$  decreases below 1.5 V at 5 nm-thick and even below 1.0 V for 3 nm-thick Ta<sub>2</sub>O<sub>5</sub>. So, thinning the switching layer seems a more viable route for reducing  $V_{\rm FORM}$ .

#### 5.1.2 Device performance: Ta<sub>2</sub>O<sub>5</sub> thickness reduction

The off-state resistance  $(R_{\text{OFF}})$  and on-state resistance  $(R_{\text{ON}})$  depending on the thickness of the Ta<sub>2</sub>O<sub>5</sub> switching layer thickness is shown in Fig. 5.2(a). However, the ratio  $(R_{\text{OFF}}/R_{\text{ON}})$  significantly drops for the 3 nm-thick Ta<sub>2</sub>O<sub>5</sub> device as it cannot maintain reasonable  $R_{\text{OFF}}$  during the reset cycles. Also, retention at 125 °C has been measured for the devices with different Ta<sub>2</sub>O<sub>5</sub> thickness as shown in Fig. 5.2(b). While the 13 nm- and 7 nm-thick Ta<sub>2</sub>O<sub>5</sub>



Figure 5.2: (a) Dependence of the  $R_{\rm OFF}/R_{\rm ON}$  on the Ta<sub>2</sub>O<sub>5</sub> switching thickness for  $2 \times 2 \,\mu {\rm m}^2$  Pt/Ta<sub>2</sub>O<sub>5</sub>/Ta/Pt ReRAM device, (b) Data retention time of 3 nm-, 5 nm-, 7 nm- and 13 nm-thick Ta<sub>2</sub>O<sub>5</sub> ReRAM devices (10 devices from each split) at 125 °C for 10<sup>4</sup> seconds

devices show fairly robust retention performance (with only single failure out of 10 devices), 50% devices of the 5 nm-thick  $Ta_2O_5$  devices and 100% of the 3 nm-thick  $Ta_2O_5$  devices show early retention failures.

This analysis shows that the reduction of the  $V_{\rm FORM}$  as the result of switching layer thickness leads to degradation of device performance. Therefore, a novel way for reduction of the  $V_{\rm FORM}$  or even complete elimination of the forming process, i.e forming free device, is required. In next section, we investigate the effect of rapid thermal annealing process on the forming behavior of the Ta<sub>2</sub>O<sub>5</sub> ReRAM device.

# 5.2 Lowering $V_{\text{FORM}}$ with RTA process

Here, in this section, we investigated how rapid thermal annealing (RTA) on the Ta<sub>2</sub>O<sub>5</sub> switching layer during device fabrication can impact the performance of Ta<sub>2</sub>O<sub>5</sub> ReRAM devices including  $V_{\rm FORM}$  at different temperature in oxygen ambient. In this experiment, nano-crossbar structures of  $80 \times 80 \,\rm{nm}^2$  ReRAM have been fabricated with 30 nm-thick Pt (Bottom Electrode), 3.5 nm-thick Ta<sub>2</sub>O<sub>5</sub> (Bottom Layer), 3.5 nm-thick Ta<sub>2</sub>O<sub>5</sub> (Top Layer), 13 nm-thick Ta and 25 nm-thick Pt (Top Electrode), as shown in



Figure 5.3: (a) A cross-sectional schematic of device and its corresponding SEM image of  $80 \times 80 \text{ nm}^2 \text{ Pt/Ta}_2\text{O}_5/\text{Ta}/\text{Pt}$  ReRAM device, (b) Process flow of nano-structure fabrication with RTA process. TEM images and surface roughness measured by AFM from, (c) Device with RTA at 600 °C for both Ta}2O\_5 layers (Top, Bottom) and (d) Reference device.

Fig. 5.3(a). Both Ta<sub>2</sub>O<sub>5</sub> layers were deposited by the reactive sputtering. RTA for the Ta<sub>2</sub>O<sub>5</sub> switching layer were applied in oxygen atmosphere. The RTA processes were applied to either top or bottom Ta<sub>2</sub>O<sub>5</sub> layers or both (B: bottom, T: top, D: dual) shown in Fig. 5.3(b). TEM and AFM images of RTA-600D and non-heat-treated reference (Ref) device, shown in Fig. 5.3(c, d) confirm that the Ta<sub>2</sub>O<sub>5</sub> film thickness and surface roughness after the RTA treatment remains unchanged (RTA-600D: rms = 5.5 Å and Ref: rms = 5.7 Å). The electrical characterization of the device was performed with Keithley 4200SCS parameter analyzer at room temperature.

#### 5.2.1 Electrical characteristics



Figure 5.4: Effect of the RTA on the  $V_{\rm FORM}$  of  $80 \times 80 \,\rm{nm^2} \, Pt/Ta_2O_5/Ta/Pt$ ReRAM device. For each condition, 120 devices were measured. At 600 °C, most of the devices shows significant reduction of the  $V_{\rm FORM}$ .

The device 400B shows an increased  $V_{\rm FORM}$  while a reduction for sample 400T is observed in Fig. 5.4. Nevertheless, all samples of 400 °C splits require forming procedure varying from 2.3 V to 1.3 V. However, the devices with 600T and 600D conditions show radical  $V_{\rm FORM}$  reduction compared with the Reference (Ref-D with dual layers, Ref with single 7.0 nm-thick layer) groups. For both splits, the median  $V_{\rm FORM}$  is 0.0 V (forming-free) and mean  $V_{\rm FORM}$  is 0.2 V. More than 70 % of measured devices from both groups (600T and 600D) show the forming-free behaviors. The devices with 600B condition has relatively higher  $V_{\rm FORM}$  (~1.2 V based on median) with wider distribution. Hence, overall 600 °C RTA condition significantly reduces the  $V_{\rm FORM}$  effectively.

#### 5.2.2 **RESET** behaviors

Generally, the reset behavior after the forming process is related to the overshoot phenomena [95, 96]. Higher 1<sup>st</sup> reset current corresponds to the

larger overshoot in the device. The *I-V* curves in Fig.5.5(a) show the (typical) 1<sup>st</sup> reset behavior after forming for the 600 °C RTA splits and reference device. Since the devices with 600T (in red) and with 600D condition (in blue) do not require the forming, the maximum 1<sup>st</sup> RESET currents ( $I_{\text{RESET}}$ ) are relatively lower (300  $\mu$ A ~ 400  $\mu$ A). The samples with 600B (in magenta) needs forming and the 1<sup>st</sup>  $I_{\text{RESET}} \approx 1.0 \text{ mA}$ . Based on 120 devices from each split, the statistical comparison on the 1<sup>st</sup>  $I_{\text{RESET}}$  after the forming process is shown in Fig.5.5(b).



Figure 5.5: Based on the the  $80 \times 80 \, \text{nm}^2 \, \text{Pt/Ta}_2\text{O}_5/\text{Ta}/\text{Pt}$  ReRAM devices (a) Forming characteristics and the 1<sup>st</sup> reset behavior of for thermally treated and reference devices, (b)The 1<sup>st</sup> RESET current under different thermal conditions. At 600 °C, the ReRAM device shows the reduction of 1<sup>st</sup> RESET current.

The forming current compliance for all splits was  $300 \,\mu$ A. The 1<sup>st</sup>  $I_{\text{RESETS}}$  of 600B, 600T and 600D are  $530 \,\mu$ A,  $330 \,\mu$ A, and  $350 \,\mu$ A (median value) respectively. Also, 600T and 600D shows much tighter distribution than 600B and reference devices.

#### 5.2.3 Effects of $I_{\rm CC}$

The  $R_{\text{OFF}}$  and  $R_{\text{ON}}$  are compared under identical SET-RESET switching conditions with 2 different  $I_{\text{CC}}$  conditions  $(100 \,\mu\text{A}, 300 \,\mu\text{A})$  as shown in Fig. 5.6. For the SET process, the  $I_{\text{CC}}$  levels were kept at  $100 \,\mu\text{A}$  and  $300 \,\mu\text{A}$ . For the RESET process, the maximum applied voltage  $(V_{\text{RESET-STOP}})$  for DC sweep was -2.0 V.



Figure 5.6:  $I_{\rm CC}$  effects  $(100\,\mu{\rm A},\,300\,\mu{\rm A})$  of  $80\times80\,n{\rm m}^2~{\rm Pt}/{\rm Ta_2O_5}/{\rm Ta}/{\rm Pt}$  ReRAM devices

The devices of 600B show the  $R_{\rm OFF} \approx 270 \, k\Omega$ , which is similar to the reference samples for both  $I_{\rm CC}$  conditions. The samples of 600T and 600D show the  $R_{\rm OFF} \approx 150 \, k\Omega$  and 200  $k\Omega$  respectively for both  $I_{\rm CC}$  conditions. The  $R_{\rm OFF}$  performance among the splits is quite close to each other with only small difference. For the  $R_{\rm ON}$ , obviously all devices including the REF show increased  $R_{\rm ON}$  at  $I_{\rm CC} = 100 \, \mu \text{A}$  compared with 300  $\mu \text{A}$  and this is due to the fact that lower  $I_{\rm CC}$  generates the thinner conductive filament. However, there was no difference observed among the splits as the  $I_{\rm CC}$  is kept constant. Therefore, the comparable memory window  $(R_{\rm OFF}/R_{\rm ON})$  can be maintained with the 600T and 600D conditions.

#### 5.2.4 Endurance and retention

Since the 600D samples have undergone to a larger thermal budget than those of the 600T, the 600D was chosen for reliability testing (both endurance and retention).

Successful endurance of 10 devices up to  $10^6$  cycles has been achieved for the 600D samples, shown in Fig. 5.7(a) (applied pulse conditions are -1.6 V for the reset and 1.2 V for the set process at 1.0  $\mu$ s pulse width). The resistance states in Fig. 10(a) are verified with an AC read pulse of 0.1 V with 1.0  $\mu$ s pulse-width. Also, excellent retention up to  $10^4$  seconds for the samples 600D



Figure 5.7: Reliability measurement of 600D (a) AC endurance up to  $10^6$  cycles with 1.0  $\mu$ s pulse width with  $V_{\text{SET}} = 1.2$  V and  $V_{\text{RESET}} = -1.6$  V. (b) Robust data retention at 125 °C up to 10<sup>4</sup> seconds.

is achieved at 125 °C, shown for 8 devices in Fig. 5.7(b). The resistance states for the retention are verified with the DC  $V_{\text{read}}$  of 0.1 V.

#### 5.2.5 Summary of this section

In summary, we have demonstrated the impact of the switching layer thickness and OE thickness on the Pt/Ta<sub>2</sub>O<sub>5</sub>/Ta/Pt ReRAM device. The  $V_{\rm FORM}$  decreases with thinner switching layer and thicker OEs. However, the effect of thicker Ta layer already saturates at the Ta thickness (7 nm), and thinner Ta<sub>2</sub>O<sub>5</sub> degrades the  $R_{\rm OFF}/R_{\rm ON}$  and retention performance of the ReRAM device. On the other hand, RTA of the switching layer reduces the  $R_{\rm initial}$  and  $V_{\rm FORM}$  of the ReRAM devices. At 600 °C, 65% of the characterized devices show the forming-free behavior. These forming-free devices show highly reliable switching operation up to 10<sup>6</sup> cycles with  $R_{\rm OFF}/R_{\rm ON} > 10$  and excellent retention time of 10<sup>4</sup> s at 125 °C.

## 5.3 Forming-free ReRAM devices

In previous section, we have demonstrated the forming-free ReRAM devices with the RTA process. However, this method is not compatible to advanced CMOS technology due to higher thermal budget ( $600 \,^{\circ}$ C) and only 70% devices

show the forming-free behavior. Therefore, it is highly important to investigate an alternative method which has lower thermal budget and gives 100% yield for forming-free behavior. Here, we demonstrate the forming-free Ta<sub>2</sub>O<sub>5</sub> and HfO<sub>2</sub> ReRAM device by oxygen ion implantation (O<sub>2</sub> IIP) and nitrogen ion implantation (N<sub>2</sub> IIP) in the respective switching oxide layer.

#### 5.3.1 Device fabrication with O<sub>2</sub> IIP

In this study, two types of nano-scale  $80 \times 80 \text{ nm}^2$  size ReRAM devices were fabricated using different oxide thin films (Ta<sub>2</sub>O<sub>5</sub> and HfO<sub>2</sub>), deposited by reactive physical-vapor-deposition (PVD) and plasma enhanced atomic-layer -deposition (PEALD) respectively.



Figure 5.8: (a) Cross-sectional structure of  $Ta_2O_5$ , HfO<sub>2</sub> ReRAM device with  $80 \times 80 \text{ } nm^2$  size, (b) Process flow of nano-structure fabrication with O<sub>2</sub> IIP and cross-sectional schematic along TE

Fig. 5.8(a) shows the layer stacks consisting of 30 nm-thick Pt (BE), 7 nmthick  $Ta_2O_5$  (or 7 nm-thick  $HfO_2$ ), 13 nm-thick Ta (or 13 nm-thick Hf, OE) and 25 nm-thick Pt (TE). The O<sub>2</sub> ion implantation (O<sub>2</sub> IIP) with different doses and fixed energy of 30 keV was applied directly after the deposition of metal oxide layer, as shown in Fig. 5.8(b). No thermal treatment was carried out after the implantation. Reference devices without the O<sub>2</sub> IIP were also fabricated in this process. Fig. 5.9 shows the simulated oxygen implanted profiles in 7 nmthick  $Ta_2O_5 / 30$  nm-thick Pt(BE) / 430 nm-thick SiO<sub>2</sub> stacks. Fig. 5.10 shows that the reference device and forming-free device have similar  $Ta_2O_5$  thickness



Figure 5.9: Simulation results of defect generation and ion penetration depending on depth due to the O<sub>2</sub> IIP with  $5.0 \times 10^{15}$ /cm<sup>2</sup> at 30 keV energy



Figure 5.10: TEM and AFM images of the  $Ta_2O_5$  ReRAM from (a) Forming-free device with  $O_2$  IIP, (b) Reference

and surface roughness based on TEM images and AFM images confirming no negative effects such as surface roughening and oxide thickness reduction from the  $O_2$  IIP.

# 5.3.2 Reactive PVD-Ta<sub>2</sub>O<sub>5</sub> ReRAM device: forming behavior

The O<sub>2</sub> IIP in the Ta<sub>2</sub>O<sub>5</sub> ReRAM was applied with 2 separate doses, D<sub>1</sub> and D<sub>2</sub> (D<sub>2</sub> =  $5 \times D_1$ ) at fixed energy of 30 keV with EATON-Implanter. The used doses are  $1.0 \times 10^{15}/\text{cm}^2$  (D<sub>1</sub>),  $5.0 \times 10^{15}/\text{cm}^2$  (D<sub>2</sub>) respectively. The D<sub>2</sub> IIP condition at EATON-Implanter is equivalent to oxygen etch with O<sub>2</sub>-Low condition (acceleration current: 3 mA, acceleration voltage: 187 V) for 60 seconds at RIBE tool.



Figure 5.11: Dependence of (a)  $R_{\text{initial}}$  comparison and (b)  $V_{\text{FORM}}$  of the  $Pt/Ta_2O_5/Ta/Pt$  on the implantation dose and condition

Fig. 5.11(a) shows that the  $R_{\text{initial}}$  decreases as the O<sub>2</sub> IIP dose increases. In comparison with the reference device  $(3 G\Omega)$ , the  $R_{\text{initial}}$  of O<sub>2</sub> IIP devices is greatly reduced to  $25 k\Omega$  and  $1.3 k\Omega$  with doses D<sub>1</sub> and D<sub>2</sub>, respectively. The  $V_{\text{FORM}}$  is compared in Fig. 5.11(b). It decreases abruptly from 1.8 V (reference) to 0.9 V with the dose D<sub>1</sub> and ultimately, the forming-free state for all devices were obtained with dose D<sub>2</sub>. The typical *I-V* forming curves for all implantation conditions are shown in Fig. 5.12.

A correlation between the  $R_{\text{initial}}$  of forming-free devices and their device sizes has been analyzed in Fig. 5.13. The  $R_{\text{initial}}$  decreases as the device size increases. As for the initial conduction, a uniform conduction over the area would be expected from the O<sub>2</sub> IIP process. While the conduction indeed scales with area, there is no 1:1 correlation observed in Fig. 5.13(b). This may be explained by the device topography caused by non-planarized bottom electrode line, causing most critical areas for higher conduction at the edge



Figure 5.12: Forming behavior of the  $Ta_2O_5$  ReRAM for different implantation dose



Figure 5.13: Dependence of  $R_{\text{initial}}$  on the device (a) size and (b) area for the Ta<sub>2</sub>O<sub>5</sub> based forming-free device.

steps. Thus, the more localized conduction explains the rather easier 1<sup>st</sup> RESET with a similar  $V_{\text{RESET}}$  to that of filamentary switching. Detailed comparisons of the  $R_{\text{initial}}$  distributions is made in Fig. 5.14. Similar tight resistance state distributions are observed for the  $R_{\text{initial}}$  of forming-free devices and the  $R_{\text{ON}}$  of reference device after SET based on  $I_{\text{CC}}$  of 300  $\mu$ A. This shows the possibility of an accurate control of the  $R_{\text{initial}}$  with the O<sub>2</sub> IIP. High  $V_{\text{FORM}}$  in ReRAM devices generally causes current overshoots and high 1<sup>st</sup> RESET currents. Fig. 5.15 shows the comparison of 1<sup>st</sup> RESET current and typical 1<sup>st</sup> RESET behavior for forming-free and reference devices. On average, the forming-free devices show 41% reduction in the 1<sup>st</sup>



Figure 5.14: Cumulative distribution of the  $R_{\text{initial}}$  for the forming-free and reference in Ta<sub>2</sub>O<sub>5</sub> ReRAM device. The  $R_{\text{ON}}$  of reference device is estimated at SET ( $I_{\text{CC}} = 300 \,\mu\text{A}$ ).



Figure 5.15: The reduced  $1^{st}$  RESET current with O<sub>2</sub> IIP (a) in bar plots with distribution, (b) in typical *I*-*V* curves after forming for the Ta<sub>2</sub>O<sub>5</sub> ReRAMs.

RESET current.

# 5.3.3 Reactive PVD-Ta<sub>2</sub>O<sub>5</sub> ReRAM device: $I_{CC}$ and $V_{RESET}$ effects

The  $I_{\rm CC}$  effect at fixed  $V_{\rm RESET-STOP}$  (= -2.0 V) has been compared from 50  $\mu$ A to 500  $\mu$ A, in Fig. 5.16. For overall  $I_{\rm CC}$  ranges, there was no difference observed in  $R_{\rm ON}$  between the forming-free and the reference.

The  $V_{\text{RESET-STOP}}$  effect from -1.4 V to -2.0 V at fixed  $I_{\text{CC}} = 300 \,\mu\text{A}$  is shown



Figure 5.16: Dependence of the  $R_{\text{OFF}}/R_{\text{ON}}$  on the  $I_{\text{CC}}$  for Ta<sub>2</sub>O<sub>5</sub> ReRAMs



Figure 5.17: (a) I-V characteristic of the Ta<sub>2</sub>O<sub>5</sub> forming-free ReRAM device for different  $V_{\text{RESET}-\text{STOP}}$  (b) Dependence of the  $R_{\text{OFF}}/R_{\text{ON}}$  on the  $V_{\text{RESET}-\text{STOP}}$  for the forming-free and reference devices.

in Fig. 5.17. The  $R_{\text{OFF}}$  increases with higher  $V_{\text{RESET-STOP}}$ , keeping the  $R_{\text{ON}}$  constant. No difference in the  $R_{\text{OFF}}$  between the forming-free and the reference was observed. Additionally, high  $R_{\text{OFF}}/R_{\text{ON}}$  ratio (~200) for the forming-free Ta<sub>2</sub>O<sub>5</sub> ReRAM shows the MLC capability.

# 5.3.4 Reactive PVD- $Ta_2O_5$ ReRAM device: endurance and retention

Finally, the reliability of the forming-free Ta<sub>2</sub>O<sub>5</sub> devices was evaluated. AC endurance with  $1.0 \,\mu s$  pulse width up to  $10^6$  cycles and data retention time up to  $10^4$  seconds at  $125 \,^{\circ}$ C are demonstrated in Fig. 5.18 and Fig. 5.19, respectively, showing no difference between the forming-free and the reference devices.



Figure 5.18: Excellent endurance characteristics up to  $10^6$  cycles with  $1.0 \,\mu$ s pulse width for (a) the forming-free devices, (b) the reference devices



Figure 5.19: Good data retention up to  $10^4$  seconds at  $125 \,^{\circ}$ C for (a) the forming-free devices, (b) the reference devices

# 5.3.5 Plasma enhanced ALD-HfO<sub>2</sub> ReRAM device: forming behavior

Fig. 5.20(a) shows the  $V_{\text{FORM}}$  of the HfO<sub>2</sub> ReRAM for three O<sub>2</sub> IIP doses. The baseline O<sub>2</sub> IIP dose for the forming-free Ta<sub>2</sub>O<sub>5</sub> layer is D<sub>2</sub>. For the HfO<sub>2</sub> layer, the dose is increased by × 2 and × 3 times of D<sub>2</sub> with fixed implantation energy. Again, as the O<sub>2</sub> IIP dose increases, the  $V_{\text{FORM}}$  decreases and the forming-free HfO<sub>2</sub> ReRAMs are obtained with 2 × D<sub>2</sub> and 3 × D<sub>2</sub> doses. The typical *I-V* forming curves are compared in Fig. 5.20(b).



Figure 5.20: (a) Dependence of the  $V_{\text{FORM}}$  on the O<sub>2</sub> IIP dose for the HfO<sub>2</sub> ReRAMs, (b) Typical forming curves for different O<sub>2</sub> IIP dose of HfO<sub>2</sub> ReRAMs at the  $I_{\text{CC}} = 300 \,\mu\text{A}$ 

The 1<sup>st</sup> RESET switching in the HfO<sub>2</sub> devices is influenced by the O<sub>2</sub> IIP process. The 1<sup>st</sup> RESET behaviors with dose splits are compared in Fig. 5.21. A much deeper RESET is obtained for the reference HfO<sub>2</sub> sample. The higher HRS compared to the Ta<sub>2</sub>O<sub>5</sub> is attributed to a better stoichiometry of the ALD HfO<sub>2</sub> vs PVD Ta<sub>2</sub>O<sub>5</sub>. The 1<sup>st</sup> RESET in the reference HfO<sub>2</sub> is very abrupt with a high subsequent SET failure rate. Typical curves of SET failure from the reference are shown in Fig. 5.22 and the SET failure decreases up to 10% as the O<sub>2</sub> IIP dose increases. However, further increasing the dose (3 × D<sub>2</sub>) again made the voltage and current of the 1<sup>st</sup> RESET higher and making it more abrupt as shown in Fig. 5.21. Hence, a careful dose optimization is required for each material. Lower  $R_{OFF}/R_{ON}$  with more gradual RESET and low SET failure rate was obtained for the forming-free HfO<sub>2</sub> devices at the O<sub>2</sub> IIP.



Figure 5.21: Changes of the 1<sup>st</sup> RESET I-V curves after forming depending on O<sub>2</sub> IIP dose for the HfO<sub>2</sub> ReRAMs at the  $I_{\rm CC} = 300 \,\mu\text{A}$  (at forming).



Figure 5.22: SET failures after the 1<sup>st</sup> hard-RESET for the reference device and comparison of SET failure rates between groups.



Figure 5.23: Stable *I-V* characteristics of the forming-free HfO<sub>2</sub> ReRAM devices for different O<sub>2</sub> IIP dose at the  $I_{\rm CC} = 50 \,\mu$ A.



Figure 5.24: Comparable performance under  $I_{\rm CC} = 50 \,\mu\text{A}$ ,  $V_{\rm RESET-STOP} = -2.0 \,\text{V}$ in HfO<sub>2</sub> ReRAMs for (a)  $V_{\rm SET}$  and (b)  $R_{\rm OFF}/R_{\rm ON}$ 

# 5.3.6 Plasma enhanced ALD-HfO<sub>2</sub> ReRAM device: $R_{\rm OFF}/R_{\rm ON}$ and $V_{\rm SET}$ at $I_{\rm CC} = 50 \,\mu {\rm A}$

Stable switching cycles of the forming-free devices are shown in Fig. 5.23. A good memory window  $(R_{\text{OFF}}/R_{\text{ON}} > 20)$  at low  $I_{\text{CC}}$  of 50  $\mu$ A is observed from the forming-free devices in Fig. 5.24.

#### 5.3.7 Physical effect of O<sub>2</sub> IIP

Ion bombardment with low kinetic energy has been used extensively in surface cleaning and surface analytical techniques and can produce a chemical composition change at the surface. For the metal oxides, it is well known that the ion bombardment can cause a preferential oxygen sputtering resulting in chemical reduction of oxide film. This preferential sputtering of oxides is explained in terms of the stability and decomposition of the various oxides at the spike temperature [97]. The metallic oxides such as  $Ta_2O_5$ , TiO<sub>2</sub>, WO and Al<sub>2</sub>O<sub>3</sub> used as switching layers in ReRAM devices also show the same reduction behaviors with the ion bombardment. The leakage current through the metallic oxide is expected to increase with higher reduction, and was indeed found to be dependent on the amount of bombarding ion current [98]. Using  $Ar^+$  ion irradiation,  $TaO_x/Ta_2O_5$ hetero-structure for ReRAMs has been realized. The  $TaO_x$  sub-oxide was formed on top of the  $Ta_2O_5$  and the thickness of sub-oxide was controlled by the irradiation kinetic energy and irradiation time [99]. On the other hand, when bombarding with non-neutral oxygen ions, one could expect incorporation of extra oxygen. Thus, when oxygen ions were implanted into Ta metal layer,  $Ta_2O_5/TaO_x$  hetero-structure is created even without any thermal treatment implying a possible chemical interaction at room temperature [100].

In order to understand which effect prevails in our films, Fig. 5.9 compares the simulated depth profiles of the incorporated oxygen and of the atomic collisions as result of the O<sub>2</sub> IIP at  $5 \times 10^{15}/\text{cm}^2$  dose into the Ta<sub>2</sub>O<sub>5</sub> layer (film density = 7.65 g/cm<sup>3</sup>). It can be observed that the implantation range is much deeper than the 7 nm-thick metal oxide film, with nearly no O incorporation close to the surface, while a high number of collisions is present at the surface of the layer. Therefore, the main impact of the O<sub>2</sub> IIP in our thin films is the reduction of the metal-oxide layer. Similar reduction effect is expected with implantation of other ions, however, heavier ions (such as Ar<sup>+</sup>) might physically etch the metal oxide film. This reduction causes both the conduction increase and lowering of the V<sub>FORM</sub>. The higher (double) dose required to obtain forming-free HfO<sub>2</sub> ReRAM compared to Ta<sub>2</sub>O<sub>5</sub> ReRAM, can then be explained by the higher stability of HfO<sub>2</sub> film against the reduction process, as explained above [97].

#### 5.3.8 Forming-free with N<sub>2</sub> IIP

The  $O_2$  IIP was effective method to make the ReRAM devices forming-free regardless of switching oxide (Ta<sub>2</sub>O<sub>5</sub>, HfO<sub>2</sub>) and thin-film deposition method (PVD, ALD). The theoretical background for the forming-free results was explained with Mote-Carlo simulation of O<sub>2</sub> IIP in Fig. 5.9. Another experiment with different ion species was chosen to verify if our theoretical interpretation of IIP effect is still valid. Due to the similarity of size between oxygen and nitrogen, N<sub>2</sub> IIP was chosen for this experiment since the size of implanted ion can affect ion penetration depth and defect generation.

The N<sub>2</sub> IIP in the Ta<sub>2</sub>O<sub>5</sub> ReRAM was applied with 2 separate doses, D<sub>1</sub> and D<sub>2</sub> (D<sub>2</sub> =  $5 \times D_1$ ) at fixed energy of 30 keV with EATON-Implanter. The used doses are  $1.0 \times 10^{15}/\text{cm}^2$  (D<sub>1</sub>),  $5.0 \times 10^{15}/\text{cm}^2$  (D<sub>2</sub>) respectively.



Figure 5.25: Dependence of (a)  $R_{\text{initial}}$  comparison and (b)  $V_{\text{FORM}}$  of the  $Pt/Ta_2O_5/Ta/Pt$  on the N<sub>2</sub> implantation dose

The  $R_{\text{initial}}$  decreases as the N<sub>2</sub> IIP dose increases as shown in Fig. 5.25(a). In comparison with the reference device  $(3 G\Omega)$ , the  $R_{\text{initial}}$  of N<sub>2</sub> IIP devices is greatly reduced to  $1.3 k\Omega$  for both dose D<sub>1</sub> and dose D<sub>2</sub>. The  $V_{\text{FORM}}$  is compared in Fig. 5.25(b). The forming-free conditions were obtained by both dose D<sub>1</sub> and dose D<sub>2</sub>. Fig. 5.26(a) shows the comparison of 1<sup>st</sup> RESET current and the 1<sup>st</sup> RESET current decreases as the dose of N<sub>2</sub> IIP increases. Stable



 $1^{st}$  switching curves (I-V) of the forming-free devices with dose  $D_2$  are shown in Fig. 5.26(b).

Figure 5.26: The reduced 1<sup>st</sup> RESET current with N<sub>2</sub> IIP (a) in bar plots with distribution, (b) in typical *I-V* curves of the 1<sup>st</sup> RESET and the 1<sup>st</sup> SET with  $5.0 \times 10^{15}$ /cm<sup>2</sup> (D<sub>2</sub>).

#### 5.3.9 Summary of this section

Forming-free Ta<sub>2</sub>O<sub>5</sub> and HfO<sub>2</sub> nanoscaled ReRAM devices are obtained by a new versatile process of O<sub>2</sub> IIP and N<sub>2</sub> IIP. With material-specific optimized implantation dose, as-fabricated devices are initially in the ON state with a narrow  $R_{\rm ON}$  distribution, and show the lower current overshoot than reference devices during the 1<sup>st</sup> RESET cycle. While avoiding the need for a high voltage forming step, the devices show similar resistive switching properties as reference devices without any degradation of electrical performance. For both Ta<sub>2</sub>O<sub>5</sub> and HfO<sub>2</sub> forming-free ReRAMs, a high  $R_{\rm OFF}/R_{\rm ON} > 20$  at the  $I_{\rm CC}$  of 50  $\mu$ A is observed. Excellent AC endurance of 10<sup>6</sup> cycles and good retention of 10<sup>4</sup> sec at 125 °C for forming-free Ta<sub>2</sub>O<sub>5</sub> ReRAM is obtained. This newly developed method is of high importance for possible commercialization of ReRAM technology.

## 5.4 Conclusion of this chapter

In this chapter, how the process parameters such as  $Ta_2O_5$  thickness, Ta-OE thickness, RTA in  $O_2$  and ion implantation can impact the  $V_{\text{FORM}}$  and the

other electrical performance of ReRAM device has been studied. For the thickness effect of Ta<sub>2</sub>O<sub>5</sub> switching layer, the  $V_{\rm FORM}$  was reduced effectively with 3 nm-thick Ta<sub>2</sub>O<sub>5</sub>, however, the performance of  $R_{\rm OFF}/R_{\rm ON}$  ratio and the data retention at 125 °C became seriously degraded. For the thicker Ta-OE, the  $V_{\rm FORM}$  was reduced with a limitation since the reduction of  $V_{\rm FORM}$  became saturated at 13 nm-thick Ta-OE. There was no more reduction of  $V_{\rm FORM}$  observed starting from above 13 nm-thick Ta-OE. The majority (~70%) of ReRAM devices with 600 °C RTA showed forming-free behaviors. However, 600 °C is too high for Back-End-Of-Line (BEOL) process, therefore it is not a practical option for CMOS application. Finally, we could realize the forming-free ReRAM devices (100%) regardless of switching oxide type (Ta<sub>2</sub>O<sub>5</sub>, HfO<sub>2</sub>) and its deposition methods (PVD, ALD) with optimized O<sub>2</sub> IIP and N<sub>2</sub> IIP. And the forming-free ReRAM devices with the O<sub>2</sub> IIP showed comparable electrical performances in  $R_{\rm OFF}/R_{\rm ON}$  ratio, data retention and endurance.

# Chapter 6 MOSFET-ReRAM Integration

Overshoot phenomena in ReRAM device is a major concern as it degrades the device characteristics. In this chapter, the ReRAM device is integrated with MOSFET device and the different characteristics of Ta<sub>2</sub>O<sub>5</sub> based ReRAM in 1T-1R configuration are studied. The device parameters such as  $V_{\rm FORM}$ , Non-Linearity (NL) and resistance ratio ( $R_{\rm OFF}/R_{\rm ON}$ ) are analyzed at various  $I_{\rm CC}$  levels for different device sizes and switching layer thicknesses.

### 6.1 Device Fabrication in 1T-1R

Ta<sub>2</sub>O<sub>5</sub> based ReRAM devices have been integrated with n-channel MOSFETs fabricated in a 65-nm process technology. During the backend processing, a planarized BE of 40 nm-thick PVD TiN is defined. Afterwards, 7.0 nm- or 3.5 nm-thick (amorphous) Ta<sub>2</sub>O<sub>5</sub> layer is deposited on top of TiN by reactive sputtering at room temperature under process gas mixture of Ar (23%) and oxygen (7%). RF power used is 116W with base chamber pressure of 2.3 ×  $10^{-2}$  mbar. Then, 10 nm-thick Ta and 25 nm-thick Pt are deposited on top of Ta<sub>2</sub>O<sub>5</sub> layer. The TE is patterned with e-beam lithography and Reactive Ion Beam Etching process. In this work, the ReRAM device area ranges from  $85 \times 85$  nm<sup>2</sup> to  $135 \times 135$  nm<sup>2</sup> and long channel MOSFET devices (W/L =  $1.0 \,\mu\text{m}/1.0 \,\mu\text{m}$ ) are used to control the current. TEM cross-sectional view of integrated 1T-1R structure and the top-down SEM image on the 1T-1R structure with top contacts for  $V_{\rm SL}$ ,  $V_{\rm GS}$  and  $V_{\rm BL}$  are shown in Fig. 6.1(a) and Fig. 6.1(b). Fig. 6.1(c) shows the enhanced TEM cross-section image of



Figure 6.1: (a) Cross-sectional TEM image of ReRAM device in the 1T-1R configuration. (b) Top-down SEM view of the 1T-1R structure showing contacts for  $V_{\rm SL}$ ,  $V_{\rm GS}$  and  $V_{\rm BL}$ . (c) Enhanced TEM cross-section of the ReRAM device stacks (TiN/Ta<sub>2</sub>O<sub>5</sub>/Ta/Pt) and the device stack is confirmed with energy-dispersive X-ray (EDX) analysis.

Mode		Operation Range		
		V <sub>Gs</sub> (V)	$V_{BL}(V)$	Vsl (V)
DC	Forming	1.4	0.0~4.5	GND
	Reset	2.5	GND	0.0~1.5
	Set	1.0/1.2/1.4	0.0~1.5	GND
	Read	1.4	0.2	GND
AC	Reset	2.5	GND	2.0@1µs
	Read	1.4	0.1@100µs	GND

Figure 6.2: Operation conditions of Forming, Reset and Set process for DC, AC mode of the integrated  $TiN/Ta_2O_5/Ta/Pt$  ReRAM device in the 1T-1R configuration

ReRAM device stacks and its corresponding energy dispersive X-ray (EDX) from the red-boxed area.

The electrical characterization of the integrated 1T-1R device is performed using the Keithley 4200SCS parameter analyzer. The voltage is applied to either bit-line ( $V_{\rm BL}$ ) or source line ( $V_{\rm SL}$ ) with a constant voltage on the gate electrode ( $V_{\rm GS}$ ). The AC pulse mode is used to determine the transient I-V characteristics and estimate the NL of the ReRAM devices. The operating conditions of the 1T-1R device for write/read are explained in Fig. 6.2.

### 6.2 *I-V* Characteristics of ReRAM



Figure 6.3: Dependence of the  $V_{\text{FORM}}$  on device area ( $85 \times 85 \text{ nm}^2$ ,  $105 \times 105 \text{ nm}^2$ ,  $135 \times 135 \text{ nm}^2$ ) with different Ta<sub>2</sub>O<sub>5</sub> thickness (3.5 nm vs. 7.0 nm), shown in (a) typical *I-V* curves and (b) statistical bar plots.

Fig. 6.3 shows the effect of ReRAM device dimensions and switching layer thicknesses on the  $V_{\rm FORM}$ . For 7.0 nm-thick Ta<sub>2</sub>O<sub>5</sub> device, the highest  $V_{\rm FORM}$  of 4.3 V for the 85 × 85 nm<sup>2</sup> device area is observed, which decreases to 3.6 V for the 135 × 135 nm<sup>2</sup> device area. The  $V_{\rm FORM}$  further decreases to 3.2 V for the thinner Ta<sub>2</sub>O<sub>5</sub> (3.5 nm) with same device area [19]. Fig. 6.4(a) shows the *I-V* characteristics of integrated TiN/(7.0 nm) Ta<sub>2</sub>O<sub>5</sub>/Ta/Pt ReRAM in the 1T-1R configuration of 85 × 85 nm<sup>2</sup> device dimension for different  $I_{\rm CC}$  levels. The channel resistance of the MOSFET at  $V_{\rm GS} = 1.4$  V for Read was measured to be 4.1  $k\Omega$ . The different  $I_{\rm CC}$  levels in Fig. 6.4(a) have been categorized into low, medium and high. The low and medium  $I_{\rm CC}$  levels correspond to  $30 \,\mu A @V_{\rm GS} = 1.0$  V, and  $60 \mu A @V_{\rm GS} = 1.2$  V, whereas high  $I_{\rm CC}$
level is denoted by  $90\mu A@V_{GS} = 1.4 \text{ V}$ . Fig. 6.4(b) shows the *I-V* characteristics of the Ta<sub>2</sub>O<sub>5</sub> ReRAM device with extremely low  $I_{CC}$  level. The maximum switching current of  $4.5 \,\mu\text{A}$  ( $I_{\text{RESET}}$ ) is observed in this case, while keeping the  $I_{CC}$  level to  $3.0 \,\mu$  A. The impact of  $I_{CC}$  levels on  $R_{\text{OFF}}$ ,  $R_{\text{ON}}$  and the  $R_{\text{OFF}}/R_{\text{ON}}$  ratio is shown in Fig. 6.5(a) for 7.0 nm-thick Ta<sub>2</sub>O<sub>5</sub> ( $85 \times 85 \,\text{nm}^2$ ) and in Fig. 6.5(b) for  $3.5 \,\text{nm}$ -thick Ta<sub>2</sub>O<sub>5</sub> ( $135 \times 135 \,\text{nm}^2$ ). The  $R_{\text{OFF}}$ ,  $R_{\text{ON}}$  are measured at  $V_{\text{read}} = 0.2 \,\text{V}$ . The  $R_{\text{OFF}}/R_{\text{ON}}$  for both Ta<sub>2</sub>O<sub>5</sub> thicknesses.



Figure 6.4: I-V characteristics of 7.0 nm-thick Ta<sub>2</sub>O<sub>5</sub> ReRAM having the 85 × 85 nm<sup>2</sup> device area (a) for different  $I_{\rm CC}$  levels (b) for extremely low  $I_{\rm CC} = 3.0 \,\mu$ A.



Figure 6.5: (a) Impact of the  $I_{\rm CC}$  levels on the  $R_{\rm OFF}$ ,  $R_{\rm ON}$ , and  $R_{\rm OFF}/R_{\rm ON}$  for 7 nm-thick Ta<sub>2</sub>O<sub>5</sub> (85 × 85 nm<sup>2</sup>). (b) Impact of the  $I_{\rm CC}$  levels on the  $R_{\rm OFF}$ ,  $R_{\rm ON}$ , and  $R_{\rm OFF}/R_{\rm ON}$  for 3.5 nm-thick Ta<sub>2</sub>O<sub>5</sub> (135 × 135 nm<sup>2</sup>)

# 6.3 AC Non-Linearity (AC-NL) Analysis

#### 6.3.1 Definition of NL

The highest memory density could be obtained in the passive cross-point array with 4F<sup>2</sup> configuration in ReRAM device and it results in a high sneak path current [101]. This leads to both WRITE and READ failure in the ReRAM memory. Generally, this problem can be solved by introducing strong non-linearity in the cell, e.g. by integrating the ReRAM device with a non-linear selector device such as diode [102] or MOSFET [19], however this trades off with density and impedes three dimensional (3D) ReRAM An alternative solution is to build a ReRAM device with integration. intrinsic non-linear *I-V* characteristics. The required Non-Linearity (NL) depends both on the array size and the addressing schemes [103]. Common electrical addressing schemes for the passive cross-point array operation are V/2 and V/3 [104], [105], [106]. The V/2 scheme uses V/2 bias condition for both unselected wordlines and bitlines while the V/3 scheme adopts V/3bias for unselected wordlines and 2V/3 bias for unselected bitlines. Comparing these two methods, the V/2 scheme offers low power consumption and simple WRITE/READ protocols [107] for the cross-point However, the scheme has unwanted sneak current flow through array. selected V/2 cells in the passive array. A ratio of  $I_{\text{RESET}}$  at  $V_{\text{RESET}}$  to  $I_{\text{RESET}}$  at  $V_{\text{RESET}}/2$  is defined as write Non-Linearity, given by following equation [108]:

WRITE nonlinearity (NL) = 
$$\frac{I@V_{\text{RESET}}}{I@^{1/2}V_{\text{RESET}}}$$
....(1)

Most publications calculate this NL from the DC I-V characteristics, however as pulse operation is more relevant for the application, here the NL is calculated based on the AC I-V characteristics with the  $V_{\text{RESET}}$  defined as the (minimum) pulse amplitude for which the full RESET occurs.

#### 6.3.2 AC-NL Measurement

Fig. 6.6(a) shows the pulse reset characteristics of  $85 \times 85 \text{ nm}^2$  device area at the  $V_{\text{RESET}}$  and the  $\frac{1}{2} V_{\text{RESET}}$  with  $1.0\,\mu\text{s}$  pulse width. A circle in blue is marked indicating the  $I_{\text{RESET}}$  peak taken for the AC NL analysis. Prior to the pulse reset process, the ReRAM device was toggled to SET at  $30\,\mu\text{A}@V_{\text{GS}} = 1.0\,\text{V}$ . The black lines are for the applied voltages, whereas the red lines correspond to the currents. The applied pulse amplitude ( $V_{\text{SL}}$ ) for the  $V_{\text{RESET}}$  and  $\frac{1}{2} V_{\text{RESET}}$  is 2.0 V and 1.0 V respectively. The  $I_{\text{RESET}}$  at the  $V_{\text{RESET}}$  is 72  $\mu$ A while the  $I_{\text{RESET}}$  at the  $\frac{1}{2}V_{\text{RESET}}$  is 28  $\mu$ A. Therefore, the corresponding AC-NL is 2.6. Prior to the  $V_{\text{RESET}}$  pulse, the device resistance



Figure 6.6: All figures are based on 7 nm-thick Ta<sub>2</sub>O<sub>5</sub> ReRAM. (a) Pulse reset characteristics with  $85 \times 85 \text{ nm}^2$  device area at the  $V_{\text{RESET}}$  and  $\frac{1}{2}V_{\text{RESET}}$  with 1.0  $\mu$ s pulse width after SET application based on Low  $I_{\text{CC}}$  group. (b)  $R_{\text{OFF}}/R_{\text{ON}}$ measured for the same device before and after the  $V_{\text{RESET}}$  application during the NL analysis. (c) The sequence of applied pulses for AC-NL measurement. (d) Dependence of the AC-NL on the  $I_{\text{CC}}$  levels including all device sizes.

was  $118 k\Omega$  ( $R_{\rm ON}$ ), whereas after the  $V_{\rm RESET}$  pulse, the device resistance changes to  $2.9 M\Omega (R_{\text{OFF}})$ . This is verified at the  $V_{\text{read}} = 0.1 \text{ V}$  with  $100 \,\mu\text{s}$ pulse width. The  $R_{\rm OFF}/R_{\rm ON}$  in this case was estimated to be 25, as shown in Fig. 6.6(b). The Fig. 6.6(c) shows the sequence of applied pulses for AC-NL measurement. The 1st  $V_{\text{read}}$  gathers an  $R_{\text{initial}}$  state and the 2nd  $V_{\text{read}}$  verifies if the  $R_{\text{initial}}$  state changes with the  $\frac{1}{2}V_{\text{RESET}}$  or not. No resistance change is expected with  $\frac{1}{2}V_{\text{RESET}}$ . The changed resistance state is verified with the 3rd  $V_{\text{read}}$ . The AC-NL values shown in Fig.6.6(d) are extracted using the equation (1) and they are average values based on multiple data points from each device area and each SET  $I_{\rm CC}$ . The NL decreases with higher SET  $I_{\rm CC}$ for all device sizes. However, the NLs do not show any trend with device sizes at given  $I_{\rm CC}$  . The maximum AC-NL of 12 was observed at the  $I_{\rm CC}$  $= 3.0 \,\mu$ A. This is attributed to the fact that lower  $I_{\rm CC}$  generates a thinner filament in the ReRAM device, which constraints the current flow and generally changes the conduction mechanism from linear (metallic, Ohmic) to non-linear (semiconducting, hopping, tunneling or quantum confined) [109]. Due to this conduction mechanism change, the abrupt changes for  $R_{\rm ON}$  and  $R_{\text{OFF}}$  at Extremely Low  $I_{\text{CC}}$  group are observed in Fig. 6.5(a).



Figure 6.7: Dependence of the AC-NL on the SET  $I_{\rm CC}$  levels for 3.5 nm-thick and 7.0 nm-thick Ta<sub>2</sub>O<sub>5</sub> ReRAM devices.

Further, the impact of the switching layer thickness  $(3.5 \text{ nm-thick and } 7.0 \text{ nm-thick } Ta_2O_5)$  on the NL is investigated with different  $I_{CC}$  levels. The AC-NL does not show any dependence on the switching layer thickness as shown in

the Fig. 6.7 and the similar trend (as shown in Fig. 6.6(d)) of the AC-NL is observed with increase of NL at lower  $I_{\rm CC}$  levels. From this analysis (Fig. 6.5, Fig. 6.6), it can be concluded that the NL and the  $R_{\rm OFF}/R_{\rm ON}$  are the competing parameters, which are affected by the  $I_{\rm CC}$  levels in the opposite manner i.e. one increases and another decreases. It is therefore highly required to select the right  $I_{\rm CC}$  level of the ReRAM device so that required NL and  $R_{\rm OFF}/R_{\rm ON}$ can be achieved for the desired memory operations.

#### 6.4 Conclusion of this chapter

 $I_{\rm CC}$  plays an important role on resistive-switching behavior of ReRAM devices, especially for  $R_{\rm ON}$  and  $I_{\rm RESET}$  (the peak current duing RESET). In the passive 1R array structure, it is difficult to control  $I_{\rm CC}$  precisely due to current overshoot from parasitic capacitance [96, 110]. Therefore, based on 1T-1R configuration, the overshoot can be suppressed efficiently [95, 111] making the stable switching at low current regime.

The NL in the 1T-1R Ta<sub>2</sub>O<sub>5</sub> ReRAM improves at lower  $I_{\rm CC}$  level regardless of the device area while the  $R_{\rm OFF}/R_{\rm ON}$  degrades. This is attributed to the fact that higher  $I_{\rm CC}$  generates a stronger filament in the ReRAM device and the stronger filament deteriorates the NL value. For the  $I_{\rm CC} = 3.0 \,\mu\text{A}$ , the highest NL value of 12 for the AC mode is achieved. On the contrary, the  $R_{\rm OFF}/R_{\rm ON}$  degrades with lower  $I_{\rm CC}$  level as the  $R_{\rm ON}$  is directly affected with the  $I_{\rm CC}$  level. The switching layer thickness of the ReRAM device does not show an impact on the the  $R_{\rm OFF}/R_{\rm ON}$  ratio and the NL value.

# Chapter 7

# Resistor logic: Ternary Arithmetic

Recently, the capability of ReRAMs to implement Boolean logic functionality based on 2 state resistance levels gained wide interest [112]. Here, in this chapter, we enable the realization of an intrinsic modular arithmetic using a ternary number system report based on 7-states resistance levels of  $Ta_2O_5$ ReRAM device. Modular arithmetic, a fundamental system for operating on numbers within the limit of a modulus, is known to mathematicians since the days of Euclid and finds applications in diverse areas ranging from e-commerce to musical notations.

### 7.1 Concept of Modular Arithmetic

In this work, a rigorous mathematical framework of modular arithmetic was developed by Carl Friedrich Gauss [10] by defining a congruence relation between integers. Two integers, a and b are said to be congruent modulo n, when their difference (a-b) is divisible by n. In this case, n is known to be the modulus of this relation.

$$a \equiv b \pmod{n} \tag{1}$$

The properties of integer numbers for a specific modulus, spanning addition,

subtraction and multiplication are written as following.

Given  $a_1 \equiv b_1 \pmod{n}$ , and  $a_2 \equiv b_2 \pmod{n}$ , we have

$$a_1 + a_2 \equiv (b_1 + b_2) \pmod{n}$$

$$a_1 - a_2 \equiv (b_1 - b_2) \pmod{n}$$

$$a_1 a_2 \equiv (b_1 b_2) \tag{2}$$

Apart from applications in mathematics, modular arithmetic plays a fundamental role in modern computer arithmetic. Here, a ring of integers modulo 2 is termed as a Boolean ring and every Boolean ring gives rise to Boolean algebra, where the ring multiplication is conjunction operator ( $\wedge$ ) and the ring addition is exclusive disjunction operator ( $\vee$ ). Furthermore, the idea of secure and fault-tolerant data communication relies on the principles of public-key cryptography and error-correcting codes, respectively. Both of these fields require efficient implementations of modular arithmetic.

Modular arithmetic is also useful for reducing the complexity of standard arithmetic circuits [7, 113] and is essential for building the residue numeral systems (RNS). RNS representation allows overflow-free addition, subtraction and multiplication, thereby enabling high degree of parallelism.

State-of-the-art modular arithmetic circuits in CMOS technology are implemented using two-state Boolean arithmetic operations, which follows directly from the two-level switching algebra introduced by Shannon [8]. Memristive devices were suggested to replace register files in conventional signed-digit adders [9] or to be used in conjunction with complex quantization circuits [114]. This chapter reports the first implementation of modular arithmetic using multi-state ReRAM devices, which is fully crossbar array compatible in conjunction with a selector device. Whereas most previous memristive circuit studies are based on over simplistic memristor models [115], we use real memristive devices fabricated in word structures to verify the proposed functionality. It should also be noted that we perceive no theoretical limit in scaling the number of states for memristive devices, thereby, opening a new research direction on multi-state storage and computing devices.

### 7.2 Device Fabrication

A 30 nm-thick Pt BE is patterned on top of 430 nm-thick thermally grown  $SiO_2$  layer from silicon wafer and 7 nm-thick  $Ta_2O_5$  is deposited by reactive sputtering under process gas mixture of Ar (77%) and oxygen (23%) with 236W RF power at the chamber pressure of  $2.3 \times 10^{-2}$  mbar.



Figure 7.1: Resistive switching device structures (a) Scanning electron microscopy image of  $1 \times 3$  array with the inset showing  $5 \times 5\mu m^2$  single device (b) Transmission electron microscopy image of single device cross-section, 7-nm-thick Ta<sub>2</sub>O<sub>5</sub> switching layer and 13-nm-thick tungsten ohmic electrode.

Without breaking the vacuum, 13 nm-thick W-OE and 25 nm-thick Pt are deposited by RF and DC sputtering, respectively. All depositions are performed at room temperature. Next, TE is etched down with Reactive Ion Beam Etching (RIBE).  $5 \times 5 \,\mu\text{m}^2$  Pt/W/Ta<sub>2</sub>O<sub>5</sub>/Pt cross-point devices arranged in word structures are used to realize the three Trit (**tr**inary digit) modular addition as shown in Fig. 7.1(a). A TEM image of device stack from is shown in Fig. 7.1(b) confirming the amorphous nature of the Ta<sub>2</sub>O<sub>5</sub> layer and its thickness.

# 7.3 Basic ReRAM Funcitonality



Figure 7.2: Typical bipolar operation of SET-RESET switching in DC sweep mode for a single ReRAM (5 × 5 $\mu$ m<sup>2</sup>) device within the 1 × 3 array.



Figure 7.3: Resistance distribution (a) Pulses of 200 ns and pulse height in the range of -1.5 V to -2.25 V (0.15 V steps) enable highly accurate resistive state control. (b) Median values of the final resistance levels.

The typical I-V characteristic of this device is shown in Fig. 7.2. During RESET process, the maximum applied voltage,  $|V_{\text{RESET-STOP}}|$ , defines the final resistive state (1.8 V in Fig. 7.2). This feature is also present in pulse mode, thus can be used in memory and logic operations for controlling the multi-level states. Fig. 7.3(a) shows the statistical data of low resistance state (LRS) and six multi-level resistive states, which are obtained for 200 ns pulses in the range of  $V_{\text{RESET}-\text{STOP}} = -1.5 \text{ V}$  to -2.2 V. The distribution is very tight, highlighting the excellent switching properties of this device. In Fig. 7.3(b), the median value for each of the resistive state R0 to R5 is given. For the proposed arithmetic operation, the input operands are applied to the TE and BE electrode, respectively. To enable an equidistant voltage stepping, we use a predefined OFFSET voltage ( $V_{\text{OFFSET}}$ ) for each pulse. The operand voltages are  $V_{\rm op} = 0.00 \,\mathrm{V}$  to  $0.75 \,\mathrm{V}$  with increment of  $0.15 \,\mathrm{V}$ . The actual pulse applied at the bottom electrode is therefore  $V_{\rm BE} = V_{\rm OFFSET} + V_{\rm op1}$  and  $V_{\rm TE}$  $= -(V_{\text{OFFSET}} + V_{\text{op2}})$  for the top electrode. Thus, the overall potential difference is  $V_{\text{RESET-STOP}} = V_{\text{TE}} - V_{\text{BE}} = -(2V_{\text{OFFSET}} + V_{\text{op1}} + V_{\text{op2}})$ . Since the overall device voltage is always negative, a logic operation corresponds to a RESET pulse whose amplitude depends on the actual operands.



Figure 7.4: Basic logic functionality (a) The logic operands p and q are applied to TE and BE, respectively. An OFFSET voltage ( $V_{\text{OFFSET}}$ ) is used to enable an equal stepping of operand voltages. In this example,  $V_{\text{op1}} = 0.0$  V holds while  $V_{\text{op2}}$  is varied from 0.0 V to 0.75 V. (b) Depending on the pulse height, R0...R5 are written to the device. Here, a read-out voltage of 0.1 V was used to show the actual resistance states.

To show the multi-level pulse operation mode, we set  $V_{\rm BE} = 0.75$  V and vary  $V_{\rm TE}$  from -0.75 V to -1.5 V (Fig. 7.4(a)). The resulting resistances are depicted in Fig. 7.4(b). Depending on the overall device voltage ( $V_{\rm RESET-STOP} = -1.5$  V to -2.25 V) six different resistance states (R0, R1, R2, R3, R4 and R5) are accessible (Fig. 7.4(b)). Note that three resistive states would be sufficient to represent a ternary numeral system (Trit). This multi-level device property is used for the modular arithmetic operation. To enable highly reproducible RESET operation, we always apply a DC SET operation before each pulsed RESET operation. Note that also nanosecond pulsed SET operations are feasible, but not applied in this work. Details on the pulsed SET operation can be found in Fig. 7.5 of pulsed SET operation.



Figure 7.5: Feasibility of pulsed SET operation. After the RESET operation, the ReRAM device is in a multi-level state (left). A SET pulse of 1.5 V (middle) sets the device to the LRS (right).

# 7.4 Development of modular arithmetic working principle

The new developed algorithm calculates the carries and sums directly in the ReRAM devices, which store the results until they are read out.

Initially, all the devices in a wordline are initialized, i.e. written to the LRS. Starting from this state the sum bit of significance 0  $(s_0)$  can be directly calculated in the device of significance 0 while the other devices are



Figure 7.6: State machine (a) Algorithm for carry calculation. First, the input carry is read and OFFSET is adjusted correspondingly. Next, the logic operation is conducted and high resistive states > R2 are mapped to R1 otherwise to R0. (b) Algorithm for sum calculation. The OFFSET evaluation and logic signal application is the same as for carry. The mapping is as follows:  $R3 \rightarrow R0$ ,  $R4 \rightarrow R1$  and  $R5 \rightarrow R2$ . Start and stop of the algorithm are marked by light blue color, Read by blue color, and logic and RESET steps by yellow color.

calculating the first output carry  $c_1$ . The actual sum or carry calculating devices are shifted for each significance one device to the left.

In general, for the carry algorithm (Fig. 7.6(a)), first the device state of the actual device is read, to check whether the input carry  $c_{in}$  is 0 or 1. In case of 1,  $V_{OFFSET}$  is set to 0.875 V whereas in case of 0, the OFFSET remains  $V_{OFFSET} = 0.75$  V. Next, the logic operation is conducted after a SET operation using the evaluated OFFSET. We apply  $V_{TE} = -(V_{OFFSET} + V_{op1})$  to the top electrode and  $V_{BE} = V_{OFFSET} + V_{op2}$  to the bottom electrode. Finally, the resistive state of the device is read and evaluated. To enable a

proper modulus operation the ReRAM device has to provide 2n states for an n-ary number system. The background is that in a n-ary number system the operands at each specific significance are in the range of 0...n-1, i.e., the sum of two operands is at most 2n-1. Since, an input carry of 1 from may also occur, the totally required number of states per device is 2n. Thus, for a ternary number system six states (R0...R5) are required. If the state is R  $\leq$ R2, the output carry  $c_{out}$  is 0 and R0 is written back. For R > R2, the device is written to R1, i.e.  $c_{out} = 1$ . Note that prior to the write back operation, the SET operation is conducted to enable a highly controlled R1 state. Based on the input carry, the final sum can be calculated (Fig. 7.6b). As for the carry calculation, the required level of the  $V_{\text{OFFSET}}$  (either 0.75 V or 0.875 V) is first evaluated. Next, the operand voltages  $V_{\text{TE}} = -(V_{\text{OFFSET}} + V_{\text{op1}})$  and  $V_{\rm BE} = V_{\rm OFFSET} + V_{\rm op2}$  are applied after the SET operation. Based on a final readout, the mapping  $R3 \rightarrow R0$ ,  $R4 \rightarrow R1$  and  $R5 \rightarrow R2$  has to be conducted to complete the modulo sum operation. The corresponding write back operation is done subsequently after the SET operation. Since the signals which are applied to the TE are the same in both algorithm, these can be conducted in parallel on devices of different significance. Thus the cycle count can be kept low.

### 7.5 Proof-of-concept

For the proof-of-concept measurement, a two Trit modular addition is selected, adding the ternary numbers  $\mathbf{p} = p_1 p_0$  and  $\mathbf{q} = q_1 q_0$ . Since the sum output  $\mathbf{z} = z_1 z_2 z_3$  needs three Trit digits, three ReRAM devices are required for this operation and initialized to LRS firstly. The addition is performed in a word-line structure (cf. Fig. 7.1(a)). For the exemplary addition, operand 1 is  $\mathbf{p} = 21$  (= 7) and operand 2 is  $\mathbf{q} = 22$  (= 8). Note that input 0 corresponds to  $V_{op} = 0.00$  V, input 1 corresponds to  $V_{op} = 0.15$  V and input 2 corresponds to  $V_{op} = 0.30$  V, using the earlier described incremental stepping of 0.15 V. In Fig. 7.7(a-c), the sequentially obtained resistive states are shown. The arrows mark the order of steps without showing the in between SET-steps. The algorithm described in Fig. 7.6 realizes the following



Figure 7.7: Proof of concept measurement. This example is for  $p = 21(2 \cdot 3 + 1 \cdot 1 = 7)$  and  $q = 22(2 \cdot 3 + 2 \cdot 1 = 8)$ . (a) The sequence of resistive states in ReRAM device  $z_2$ , (b) ReRAM device  $z_1$  and (c)ReRAM device  $z_0$ . The final values are:  $z_2 = R1$ ,  $z_1 = R2$  and  $z_0 = R0$ . This corresponds to  $1 \cdot 9 + 2 \cdot 3 + 0 \cdot 1 = 15$ . Numbers and arrows indicate the state changes.

mathematical modulo sum operation. In device  $z_0$ , the sum operation is conducted directly:

•  $z_0 = (1+2)$  rem 3 = 0 (s<sub>0</sub>)

Note that the function rem returns the remainder. Starting from LRS, the device is reset ( $p_0 = 1 = > V_{TE} = -0.9$  V and  $q_0 = 2 = > V_{BE} = 1.05$  V, i.e. -1.95 V). According to Fig. 7.3(b), this voltage leads to state R3, as can be also seen in Fig. 7.7(c) directly. According to the sum algorithm (Fig. 7.6(b)), R3 is finally mapped to R0, see Fig. 7.7(c).

In device  $z_1$ , first the carry operation is conducted:

• 
$$z_1 = (1+2) \text{ div } 3 = 1 \ (c_1 = 1)$$

The function 'div' returns the floor quotient. Starting from LRS, the device is toggled to R3 state by applying  $p_0$  and  $q_0$  to calculate the carry  $c_1$ . According to the carry algorithm (Fig. 7.6(a)), R3 is then mapped to R1, see Fig. 7.7(b).

Next, the second cell sum Trit is obtained by the following operation:

•  $z_1 = (2+2+c_1) \text{ rem } 3 = 2 (s_1)$ 

Since  $c_1 = 1$  holds the  $V_{OFFSET} = 0.875$  V is applied, and the accessed state is R5. According to the sum algorithm (Fig. 7.6(b)), R5 is then mapped to R2, see Fig. 7.7(b).

For cell z2 (Fig. 7.7(a), again the carry operation is conducted first:

• 
$$z_2 = (1+2) \text{ div } 3 = 1 \ (c_1 = 1)$$

Starting from LRS, R1 state is accessed via R3.

Since we consider a two Trit addition, the final sum bit equals the carry  $c_2$ :

• 
$$z_2 = (2+2+c_1) \text{ div } 3 = 1 (c_2 = s_2 = 1)$$

According to the carry algorithm (Fig. 7.6(a)), R5 is then mapped to R1, see Fig. 7.7(c).

The final sum is stored directly in memory:

• Sum 
$$\mathbf{z} = z_2 z_1 z_0 = 120 (= 15)$$

#### 7.6 Schematics of Operation and Truth Table

In Fig. 7.8, the schematics of applied operation voltages and corresponding states are depicted. The first line shows the voltages at the common BE acting as a wordline (WL). The second, fourth and sixth lines show the voltages applied to the three separate top electrodes ( $V_{\text{TE2}}, V_{\text{TE1}}, V_{\text{TE0}}$ ) acting as bitlines (BL) while the third, fifth and seventh lines represent the resistance states ( $R_{\text{TE2}}, R_{\text{TE1}}, R_{\text{TE0}}$ ) at each BL. The three background colors are used. The gray shows the LRS after SET. The yellow depicts the logic implementations and the blue shows the corresponding states after the logic implementation. Overall twelve steps are presented. Step 1-2 show the initialized LRS and logic implementation of carry. Step 3-4 depict the corresponding resistance states with the carry implementation and the LRS after SET. Step 5-6 show



Figure 7.8: Schematics of operation. Schematics of operation for applied voltages  $(V_{\rm TE}, V_{\rm BE})$  are shown. The gray shows the LRS after SET. The yellow depicts the logic implementations and the blue shows the corresponding states after the logic implementation. Step 1 is the LRS after initialization and Step 2 is carry logic implementation. Step 3 is the resistance states based on Step 2. Step 4 is the LRS after SET and Step 5 implements the logics. Step 6 is the corresponding resistance states and Step 7 is the LRS after SET. Step 8 is the logic implementation with adjusted OFFSET and Step 9 is the corresponding resistance states. Step 10 is the LRS after SET. Step 11 is the logic implementation and Step 12 is the corresponding resistance states.

logic implementations and the corresponding states. The state is set to LRS in Step 7. The logic is implemented with adjusted OFFSEET in Step 8 and the corresponding states are shown in Step 9. The LRS after SET is shown in Step 10. Step 11-12 show the logic implementations and the corresponding resistance states. The states  $(R_{\text{TE2}}, R_{\text{TE1}}, R_{\text{TE0}})$  shown in Step 12 and Step 6 depict the final sum stored in memory (Sum z = z2 z1 z0 = 120). The details of the applied voltage steps are given in supplementary Fig. S1, S2, S3. A truth table for the overall state definition (R0 - R5) is shown in the Fig. 7.9. Each combination of p (TE) and q (BE) sets the corresponding state with and without the adjustment of OFFSET.



Figure 7.9: Truth table for state definition. Truth table of p and q to realize each corresponding state with and without the OFFSET adjustment.

#### 7.7 Discussion

We have demonstrated a ternary number system implementation, using multi-states Tantalum Oxide devices in word structures. Depending on the available number of resistive states, higher order number systems can also be implemented in the same way. For n-ary systems, we would need 2n resistive states, hence further progress in ReRAM memory technology will directly enable arithmetic operations using higher radix number systems.

On the other hand, the choice of radix for a number representation can be motivated from the perspective of underlying implementation as well as the analysis of radix economy. A quantifiable measure of radix economy proposed in [116] is as following:

$$E(b,N) = b \cdot [\log_{\mathrm{b}}(N) + 1],$$

Where, b is the radix and N is the number to be represented. This metric yields E as the most economical real-valued radix. It also turns out that the radix value of 3 (ternary) is more economical compared to binary. We argue that the above measure does not take the growth of the implementation media into account. For several device technologies, the area requirement grows linearly with the radix size and make the radix implementation very tough. However, in this is not true for multistate memristive devices such as the  $Pt/Ta_2O_5/W/Pt$  ReRAM, since the implementable radix size depends on the number of resistance states. Considering, a k-state device can be realized at the same cost of a two-state device, a more appropriate metric would be

$$E(b,N) = \left[\frac{b}{k}\right] \cdot \left[\log_{b}(N) + 1\right]$$

Compared to binary arithmetic, an n-ary number representation reduces the space complexity in a logarithmic ratio. Given comparable performance for the base devices, the gain in arithmetic circuits, such as, integer addition is also expected to be in logarithmic scale. However, the actual gain will be somehow smaller due to need for better sense amplifiers and more control circuitry.

The presented approach is not limited to a specific multistate ReRAM device, but would work for any memristive device offering multiple resistance levels induced by different RESET voltages  $V_{\text{RESET-STOP}}$ . The proposed algorithm could further be simplified by avoiding in between SET operations, however this requires ultra-low variance ReRAM devices. For the considered ReRAM device only RESET pulses were allowed as logic inputs. Appropriate SET pulses enabling step-by-step decrease of the resistance could be used to implement also subtraction within the same device similar to the here shown addition operation.

The presented approach is compatible to the passive crossbar array

configuration, by integrating a selector device to each  $Ta_2O_5$  junction. The implementation of the arithmetic functionality within the resistive memory device using the available multi-resistance levels is a highly attractive option for future functionality enhanced hybrid CMOS/ReRAM chips. This approach enables a reduction of cycle count compared to Boolean logic based ReRAM approaches [117–120]. For example, a recently proposed cipher application could be decisively improved using multi-level ReRAMs [121], enabling efficient in-hardware encryption and decryption for future smart devices. In summary, low-variance multi-level ReRAM could play a key role for implementation of public-key cryptography and error-correcting codes in smart devices.

## 7.8 Conclusion of this chapter

Pt/Ta<sub>2</sub>O<sub>5</sub>/W/Pt devices enable highly reliable multi states, which can be accessed reproducibly by pulses of specific height, starting from a defined LRS. By using word and bit lines as inputs for pulses, the resistive multi-levels can be used to store and calculate in-memory logic operations. To avoid an overflow in individual devices, a modulus arithmetic is implemented, assuring the device to be always in a valid 0, 1, 2 (Trit) state. By using a ternary number system, the amount of devices and cycles can be reduced significantly. In contrast to two-state devices, multistate devices provide better radix economy with the option for further scaling. Therefore, establishing multi-state ReRAM for non-volatile memory opens the door to novel storage and in-memory computer arithmetic options.

## 7.9 Supplementary



Figure S1: Sum calculation in  $z_0$  device in  $1 \times 3 \text{ array}$  by step-by-step (1) Initialization: SET to LRS. (2) Sum calculation. (3) State is R3  $\rightarrow$  Mapping to R0 required. (4) LRS after SET. (5) Write to R0. (6) Final state R0. Color code for voltages: see Fig. 7.4(a). Color code for resistances: see Fig. 7.4(b).



Figure S2: Sum calculation in  $z_1$  step-by-step. (1) Initialization: SET to LRS. (2) Carry calculation. (3) State is R3  $\rightarrow$  Mapping to R1 required. (4) LRS after SET. (5) Write to R1. (6,7) State is R1. Note: Set to LRS is performed after this step. (8) Sum calculation. (9) State is R5  $\rightarrow$  Mapping to R2 required. (10) LRS after SET. (11) Write R2. (12) Final state R2. Color code for voltages: see Fig. 7.4(a). Color code for resistances: see Fig. 7.4(b).



Figure S3: Sum calculation in  $z_2$  step-by-step. (1) Initialization: SET to LRS. (2) Carry calculation. (3) State is R3  $\rightarrow$  Mapping to R1 required. (4) LRS after SET. (5) Write to R1. (6,7) State is R1. Note: Set to LRS is performed after this step. (8) Carry calculation. (9) State is R5  $\rightarrow$  Mapping to R1 required. (10) LRS after SET. (11) Write R1. (12) Final state R1. Color code for voltages: see Fig. 7.4(a). Color code for resistances: see Fig. 7.4(b).

# Chapter 8

# Conclusions

The investigation of Ta<sub>2</sub>O<sub>5</sub> ReRAM in microscale and nanoscale devices was a main scope of this research work for advanced non-volatile memory applications. In order to find out the best properties of Ta<sub>2</sub>O<sub>5</sub> switching oxide, various approaches such as sputtering power change of Ta<sub>2</sub>O<sub>5</sub> layer, Ta<sub>2</sub>O<sub>5</sub> thickness change and Bi-layer (Ta<sub>2</sub>O<sub>5</sub> - TaO<sub>x</sub>) were made. Also, the role of OE was investigated in terms of thickness change (Ta) and materials change (Hf, Ti, Ta, W) in Ta<sub>2</sub>O<sub>5</sub> ReRAM.

The high  $V_{\rm FORM}$  is not compatible to low-voltage CMOS technology. Therefore, a stack engineering and thermal process with RTA were made to reduce the  $V_{\rm FORM}$  as low as the SET voltage. And successfully, the forming-free ReRAM devices were achieved by O<sub>2</sub> IIP and N<sub>2</sub> IIP. Non-Linearity (NL) and resistance ratio ( $R_{\rm OFF}/R_{\rm ON}$ ) are analyzed at various  $I_{\rm CC}$  levels for different device sizes and switching layer thicknesses in 1T-1R configuration. Also, an intrinsic modular arithmetic was realized using a ternary number system based on 7-states resistance levels of Ta<sub>2</sub>O<sub>5</sub> ReRAM device.

### 8.1 Development of $Ta_2O_5$ switching oxide

Optimization of the Ta<sub>2</sub>O<sub>5</sub> switching layer has been studied based on the effects of RF sputtering power, the thickness effect of Ta<sub>2</sub>O<sub>5</sub> switching layer, and the Bi-layer (Ta<sub>2</sub>O<sub>5</sub>/TaO<sub>x</sub>) structure. For the effect of RF sputtering power, the RF40% (236W) condition shows the best  $R_{OFF}/R_{ON}$  performance with stable endurance up to  $10^6$  cycles (@1.0  $\mu$ s) and good retention at  $125 \,^{\circ}\text{C}$  for  $10^4$  seconds. The good memory window ( $R_{\text{OFF}}/R_{\text{ON}}$  ratio) was achieved from the 7 nm-thick Ta<sub>2</sub>O<sub>5</sub> with relatively lower  $V_{\text{FORM}}$  (1.8 V) compared with the 13 nm-thick Ta<sub>2</sub>O<sub>5</sub> (3.0 V) for the thickness effect of Ta<sub>2</sub>O<sub>5</sub> switching layer. For the Bi-layer (Ta<sub>2</sub>O<sub>5</sub>/TaO<sub>x</sub>) effect, the  $R_{\text{OFF}}$  performance was improved with 7.0 nm-thick Ta<sub>2</sub>O<sub>5</sub>/20 nm-thick TaO<sub>x</sub> at low  $I_{\text{CC}}$  level (50  $\mu$ A) due to a better control of defects in the Ta<sub>2</sub>O<sub>5</sub> switching layer.

#### 8.2 Ohmic electrode for Ta<sub>2</sub>O<sub>5</sub> ReRAM

Effects of the OE in the Ta<sub>2</sub>O<sub>5</sub> ReRAM devices have been analyzed for different OE-materials and Ta-OE thickness. For the OE-material study, the impact of four different OE materials (W, Ta, Ti, and Hf) was analyzed. Early RESET failures were observed from the Ti- and Hf-OE devices due to an accumulation of the V<sub>O</sub>'s during the switching cycles while highly stable switching processes were achieved with the W- and Ta-OE devices. The W-OE devices show an increased  $R_{OFF}$  compared with the Ta-electrode under identical RESET conditions and the difference can be explained by higher  $E_{VO}$  of W-OE. On the other hand, the lower  $E_{VO}$  for Ta-OE results in faster SET processes than W-OE. For the investigation on the Ta-OE thickness change, the  $V_{FORM}$ decreases due to the increased amount of V<sub>O</sub> generated in Ta<sub>2</sub>O<sub>5</sub> layer with thicker Ta-OE. However, there was no further difference observed in electrical characterizations such as  $R_{ON}$ ,  $R_{OFF}$  in terms of  $V_{RESET-STOP}$  and  $I_{CC}$  effects by changing the Ta-OE thickness.

### 8.3 Forming free ReRAM device

The process parameters such as Ta<sub>2</sub>O<sub>5</sub> thickness, Ta-OE thickness, RTA in O<sub>2</sub> and ion implantations (O<sub>2</sub>, N<sub>2</sub>) have been investigated in order to find out if they can impact the  $V_{\rm FORM}$  and the other electrical performance of ReRAM device. For the thin Ta<sub>2</sub>O<sub>5</sub> switching layer, the  $V_{\rm FORM}$  was reduced effectively with 3 nm-thick Ta<sub>2</sub>O<sub>5</sub>, however, the performance of  $R_{\rm OFF}/R_{\rm ON}$  ratio and the data retention at 125 °C became seriously degraded. For the thicker Ta-OE, the  $V_{\rm FORM}$  was reduced with a limitation since the reduction

of  $V_{\text{FORM}}$  became saturated at 13 nm-thick Ta-OE. There was no more reduction of  $V_{\text{FORM}}$  observed starting from above 13 nm-thick Ta-OE.

The majority (~70%) of ReRAM devices with 600 °C RTA showed forming-free behaviors. However, 600 °C is too high for Back-End-Of-Line (BEOL) process in CMOS application, therefore it is not a practical option. We could realize the forming-free ReRAM devices (100%) regardless of switching oxide material (Ta<sub>2</sub>O<sub>5</sub>, HfO<sub>2</sub>) and its deposition methods (PVD, ALD) by both O<sub>2</sub> IIP and N<sub>2</sub> IIP. And the forming-free ReRAM devices with the O<sub>2</sub> IIP showed comparable electrical performances in  $R_{\rm OFF}/R_{\rm ON}$  ratio, data retention and endurance.

### 8.4 MOSFET-ReRAM integration

In 1T-1R configuration, the current overshoot from parasitic capacitance typically shown in the passive 1R structure can be effectively suppressed making the stable switching at low current regime. Therefore, Ta<sub>2</sub>O<sub>5</sub> ReRAM in 1T-1R configuration was used for intrinsic property study of NL with controlled  $I_{\rm CC}$  levels.

The NL in the 1T-1R Ta<sub>2</sub>O<sub>5</sub> ReRAM improves at lower  $I_{\rm CC}$  level regardless of the device area while the  $R_{\rm OFF}/R_{\rm ON}$  degrades. This is attributed to the fact that higher  $I_{\rm CC}$  generates a stronger filament in the ReRAM device and the stronger filament deteriorates the NL value. For the  $I_{\rm CC} = 3.0 \,\mu\text{A}$ , the highest NL value of 12 for the AC mode is achieved. On the contrary, the  $R_{\rm OFF}/R_{\rm ON}$  degrades with lower  $I_{\rm CC}$  level as the  $R_{\rm ON}$  is directly affected with the  $I_{\rm CC}$  level. The switching layer thickness of the ReRAM device does not show an impact on the the  $R_{\rm OFF}/R_{\rm ON}$  ratio and the NL value.

#### 8.5 Resistor logic: ternary arithmetic

The new concept is successfully proven with sum of two Trit modular addition with the ternary numbers,  $\mathbf{p} = p_1 p_0 = 21$  and  $\mathbf{q} = q_1 q_0 = 22$ . Since the sum output  $z = z_2 z_1 z_0$  needs three Trit digits, three ReRAM devices are

required for this operation. Therefore, the implementation of modular arithmetic is achieved based on reliable multi-state (7-states) of W-OE based Ta<sub>2</sub>O<sub>5</sub> ReRAM array (1 × 3). The sum calculation is carried out by proposed state machine for the calculation of carry and sum. For the calculation, the logic operands p and q (pre-defined by truth table for state definition) are applied to top electrode (TE) and bottom electrode (BE), respectively. A  $V_{\text{OFFSET}}$  is used to enable an equal stepping of operand voltages. The operation signal applied for HRS (6-states, R0, R1, R2, R3, R4, R5) has 200 ns pulse width based on full width half maximum (FWHM) with 40 ns rising/falling times.

#### 8.6 Outlook

The Ta<sub>2</sub>O<sub>5</sub> based ReRAM devices have been systematically analyzed based on effects of Ta<sub>2</sub>O<sub>5</sub> switching layer, effects of OE. And also, the process parameters to reduce the  $V_{\rm FORM}$  were studied and a method to make the forming-free ReRAM devices was achieved.

However, in order to achieve highly reliable ReRAM devices, further studies are required for switching mechanism of the forming free ReRAM with ion implantation, further optimized Bi-layer stacks, stable switching with sub  $\mu$ A current regime in 1T-1R configuration and etc.. And the different switching oxides such as HfO<sub>2</sub>, TiO<sub>2</sub> combined with the developed technology from this dissertation could be a potential candidate for further improvement of the device characteristics. Also, systematic research on selector devices in ReRAM array is needed especially for high density vertical 3D-ReRAM in order to compete against current 3D-NAND Flash memory, which is available now in the market. Furthermore, additional characterization in precisely controlled test environment can reveal more meaningful insight for ReRAM devices.

# Bibliography

- M.-J. Lee, C. B. Lee, D. Lee, S. R. Lee, M. Chang, J. H. Hur, Y.-B. Kim, C. J. Kim, D. H. Seo, S. Seo, U.-I. Chung, I.-K. Yoo, and K. Kim, "A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta<sub>2</sub>O<sub>5-x</sub>/TaO<sub>2-x</sub> bilayer structures," *Nat. Mater.*, vol. 10, no. 8, pp. 625–630, 2011.
- [2] A. C. Torrezan, J. P. Strachan, G. Medeiros-Ribeiro, and R. S. Williams, "Sub-nanosecond switching of a tantalum oxide memristor," *Nanotechnology*, vol. 22, p. 485203, 2011.
- [3] T. Ninomiya, Z. Wei, S. Muraoka, R. Yasuhara, K. Katayama, and T. Takagi, "Conductive Filament Scaling of TaOx Bipolar ReRAM for Improving Data Retention Under Low Operation Current," *IEEE Trans. Electron Devices*, vol. 60, pp. 1384–1389, 2013.
- [4] T. Breuer, W. Kim, S. Menzel, V. Rana, A. Siemon, E. Linn, and R. Waser, "Low-current and high-endurance logic operations in 4f2 compatible taox -based complementary resistive switches," in *Silicon Nanoelectronics Workshop (SNW)*, 2014 IEEE, pp. 67–68, 2014 IEEE Silicon Nanoelectronics Workshop, 2014.
- [5] T. Breuer, L. Nielen, B. Roesgen, R. Waser, V. Rana, and E. Linn, "Realization of minimum and maximum gate function in ta<sub>2</sub>o<sub>5</sub>-based memristive devices," *Scientific Reports*, vol. 6, p. 23967, 2016.
- [6] W. Kim, A. Chattopadhyay, A. Siemon, E. Linn, R. Waser, and V. Rana, "Multistate Memristive Tantalum Oxide Devices for Ternary Arithmetic," *Sci. Rep.*, vol. 6, p. 36652, 2016.

- [7] A. De, P. P. Kurur, C. Saha, and R. Saptharishi, "Fast Integer Multiplication Using Modular Arithmetic," *SIAM J. Comput.*, vol. 42, no. 2, pp. 685–699, 2013.
- [8] C. E. Shannon, A symbolic analysis of relay and switching circuits. PhD thesis, 1940.
- [9] D. Fey, "Using the multi-bit feature of memristors for register files in signed-digit arithmetic units," *Semicond. Sci. Tech.*, vol. 29, p. 104008, 2014.
- [10] C. F. Gauss, Untersuchung über höhere Arithmetik (Disquisitiones Arithmeticae). Julius Springer Berlin, 1889.
- [11] T. Ohno, T. Hasegawa, T. Tsuruoka, K. Terabe, J. K. Gimzewski, and M. Aono, "Short-term plasticity and long-term potentiation mimicked in single inorganic synapses," *Nat. Mater.*, vol. 10, pp. 591–595, 2011.
- [12] S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale memristor device as synapse in neuromorphic systems," *Nano Lett.*, vol. 10, no. 4, pp. 1297–1301, 2010.
- [13] R. Waser and M. Aono, "Nanoionics-based resistive switching memories," *Nat. Mater.*, vol. 6, no. 11, pp. 833–840, 2007.
- [14] J. J. Yang, D. B. Strukov, and D. R. Stewart, "Memristive devices for computing," *Nat. Nanotechnol.*, vol. 8, no. 1, pp. 13–24, 2013.
- [15] Z. Wang, S. Ambrogio, S. Balatti, and D. Ielmini, "A 2-transistor/1resistor artificial synapse capable of communication and stochastic learning in neuromorphic systems," *Frontiers in Neuroscience*, vol. 8, 2015.
- [16] H. Lee, Y. Chen, P. Chen, P. Gu, Y. Hsu, S. Wang, W. Liu, C. Tsai, S. Sheu, P. Chiang, W. Lin, C. Lin, W. Chen, F. Chen, C. Lien, and M. Tsai, "Evidence and solution of over-RESET problem for HfO<sub>X</sub> based resistive memory with sub-ns switching speed and high endurance," in *Technical Digest - International Electron Devices Meeting, IEDM*,

pp. 19.7.1–19.7.4, Technical Digest - International Electron Devices Meeting, IEDM, 2010.

- [17] B. J. Choi, D. S. Jeong, S. K. Kim, C. Rohde, S. Choi, J. H. Oh, H. J. Kim, C. S. Hwang, K. Szot, R. Waser, B. Reichenberg, and S. Tiedke, "Resistive switching mechanism of TiO<sub>2</sub> thin films grown by atomic-layer deposition," *J. Appl. Phys.*, vol. 98, no. 3, pp. 33715–1–10, 2005.
- [18] H. Y. Lee, P. S. Chen, T. Y. Wu, Y. S. Chen, C. C. Wang, P. J. Tzeng, C. H. Lin, F. Chen, C. H. Lien, and M. J. Tsai, "Low Power and High Speed Bipolar Switching with A Thin Reactive Ti Buffer Layer in Robust HfO<sub>2</sub> Based RRAM," in *IEEE International Electron Devices Meeting*, *San Francisco, CA*, pp. 297–300, IEEE International Electron Devices Meeting 2008, Technical Digest, 2008.
- [19] B. Govoreanu, G. S. Kar, Y.-Y. Chen, V. Paraschiv, S. Kubicek, A. Fantini, I. P. Radu, L. Goux, S. Clima, R. Degraeve, N. Jossart, O. Richard, T. Vandeweyer, K. Seo, P. Hendrickx, G. Pourtois, H. Bender, L. Altimime, D. J. Wouters, J. A. Kittl, and M. Jurczak, "10×10 nm<sup>2</sup> Hf/HfO<sub>x</sub> Crossbar Resistive RAM with Excellent Performance, Reliability and Low-Energy Operation," in 2011 IEEE International Electron Devices Meeting, pp. 31.6.1–31.6.4, 2011.
- [20] H.-S. P. Wong, H.-Y. Lee, S. Yu, Y.-S. Chen, Y. Wu, P.-S. Chen, B. Lee, F. T. Chen, and M.-J. Tsai, "Metal-Oxide RRAM," *Proc. IEEE*, vol. 100, no. 6, pp. 1951–1970, 2012.
- [21] I. Valov, R. Waser, J. R. Jameson, and M. N. Kozicki, "Electrochemical metallization memories-fundamentals, applications, prospects," *Nanotechnology*, vol. 22, no. 25, pp. 254003/1–22, 2011.
- [22] F. A. Kroeger and H. J. Vink, "Relations between the concentrations of imperfections in crystalline solids," *Solid State Physics*, vol. 3, pp. 307 – 435, 1956.
- [23] I. Valov and M. N. Kozicki, "Cation-based resistance change memory," J. Phys. D Appl. Phys., vol. 46, p. 074005, 2013.

- [24] M. Kund, G. Beitel, C. U. Pinnow, T. Roehr, J. Schumann, R. Symanczyk, K. D. Ufert, and G. Mueller, "Conductive bridging RAM (CBRAM): an emerging non-volatile memory technology scalable to sub 20nm," in *Electron Devices Meeting*, 2005. *IEDM Technical Digest. IEEE International*, pp. 754 – 757, Infineon Technol AG, Munich, Germany, IEDM Tech. Dig., 2005.
- [25] Y. Bernard, V. T. Renard, P. Gonon, and V. Jousseaume, "Back-endof-line compatible Conductive Bridging RAM based on Cu and SiO<sub>2</sub>," *Microelectron. Eng.*, vol. 88, no. 5, pp. 814–816, 2011.
- [26] C. Schindler, Resistive switching in electrochemical metallization memory cells. PhD thesis, 2009.
- [27] D. J. Wouters, R. Waser, and M. Wuttig, "Phase-Change and Redox-Based Resistive Switching Memories," *Proceedings of the IEEE*, vol. 103, no. 8, pp. 1274–1288, 2015.
- [28] D. Ielmini, R. Bruchhaus, and R. Waser, "Thermochemical resistive switching: materials, mechanisms, and scaling projections," *Phase Transit.*, vol. 84, no. 7, pp. 570–602, 2011.
- [29] L. Zhu, J. Zhou, Z. Guo, and Z. Sun, "An overview of materials issues in resistive random access memory," *Journal of Materiomics*, vol. 1, pp. 285–295, 2015.
- [30] R. Waser, R. Dittmann, G. Staikov, and K. Szot, "Redox-Based Resistive Switching Memories - Nanoionic Mechanisms, Prospects, and Challenges," *Adv. Mater.*, vol. 21, no. 25-26, pp. 2632–2663, 2009.
- [31] L. Vandelli, A. Padovani, L. Larcher, G. Broglia, G. Ori, M. Montorsi, G. Bersuker, and P. Pavan, "Comprehensive physical modeling of forming and switching operations in HfO2 RRAM devices," in 2011 International Electron Devices Meeting, pp. 17.5.1–17.5.4, IEEE, 2011.
- [32] K.-C. Ryoo, J.-H. Oh, S. Jung, H. Jeong, and B.-G. Park, "Novel U-Shape Resistive Random Access Memory Structure for Improving Resistive Switching Characteristics," *Japanese Journal of Applied Physics*, vol. 50, no. 4, p. 04DD15, 2011.

- [33] A. Kalantarian, G. Bersuker, D. Gilmer, D. Veksler, B. Butcher, A. Padovani, O. Pirrotta, L. Larcher, R. Geer, Y. Nishi, and P. Kirsch, "Controlling uniformity of RRAM characteristics through the forming process," in 2012 IEEE International Reliability Physics Symposium (IRPS), pp. 6C.4.1–6C.4.5, IEEE, 2012.
- [34] Y.-S. Chen, W.-H. Liu, H.-Y. Lee, P.-S. Chen, S.-M. Wang, C.-H. Tsai, Y.-Y. Hsu, P.-Y. Gu, W.-S. Chen, F. Chen, C.-H. Lien, and M.-J. Tsai, "Impact of compliance current overshoot on high resistance state, memory performance, and device yield of HfO<sub>X</sub> based resistive memory and its solution," in *Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications*, pp. 1–2, IEEE, 2011.
- [35] D. Ielmini, F. Nardi, and C. Cagli, "Physical models of sizedependent nanofilament formation and rupture in NiO resistive switching memories," *Nanotechnology*, vol. 22, no. 25, p. 254022, 2011.
- [36] B. Butcher, S. Koveshnikov, D. Gilmer, G. Bersuker, M. Sung, A. Kalantarian, C. Park, R. Geer, Y. Nishi, P. Kirsch, and R. Jammy, "High endurance performance of 1T1R HfOx based RRAM at low (20μA) operative current and elevated (150°C) temperature," in *IEEE International Integrated Reliability Workshop Final Report*, pp. 146–150, IEEE International Integrated Reliability Workshop Final Report, 2011.
- [37] I. Goldfarb, F. Miao, J. J. Yang, W. Yi, J. P. Strachan, M. X. Zhang, M. D. Pickett, G. Medeiros-Ribeiro, and R. S. Williams, "Electronic structure and transport measurements of amorphous transition-metal oxides: observation of Fermi glass behavior," *Appl. Phys. A Mater. Sci. Process.*, vol. 107, no. 1, pp. 1–11, 2012.
- [38] B. Jang, A. Inamdar, J. Kim, W. Jung, H. Im, H. Kim, and J. Hong, "Effects of oxygen stoichiometry on resistive switching properties in amorphous tungsten oxide films," *Thin Solid Films*, vol. 520, pp. 5451– 5454, 2012.
- [39] A. J. Lohn, J. E. Stevens, P. R. Mickel, and M. J. Marinella, "Optimizing  $TaO_x$  memristor performance and consistency within the

reactive sputtering 'forbidden region'," *Appl. Phys. Lett.*, vol. 103, p. 063502, 2013.

- [40] M. T. Brumbach, P. R. Mickel, A. J. Lohn, A. J. Mirabal, M. A. Kalan, J. E. Stevens, and M. J. Marinella, "Evaluating tantalum oxide stoichiometry and oxidation states for optimal memristor performance," *Journal of Vacuum Science & Technology A: Vacuu*, vol. 32, p. 051403, 2014.
- [41] S. Kadlec, J. Musil, and H. Vyskocil, "Hysteresis effect in reactive sputtering: a problem of system stability," *Journal of Physics D: Applied Physics*, vol. 19, no. 9, pp. L187–L190, 1986.
- [42] J. E. Stevens, A. J. Lohn, S. A. Decker, B. L. Doyle, P. R. Mickel, and M. J. Marinella, "Reactive sputtering of substoichiometric Ta2Ox for resistive memory applications," *Journal of Vacuum Science & Technology A: Vacuu*, vol. 32, p. 021501, 2014.
- [43] B. Xiao and S. Watanabe, "Oxygen vacancy effects on an amorphous-TaO<sub>x</sub>-based resistance switch: a first principles study.," *Nanoscale*, vol. 6, no. 17, pp. 10169–78, 2014.
- [44] S. Larentis, C. Cagli, F. Nardi, and D. Ielmini, "Filament diffusion model for simulating reset and retention processes in RRAM," *Microelectronic Engineering*, vol. 88, no. 7, pp. 1119–1123, 2011.
- [45] D. Ielmini, "Modeling the Universal Set/Reset Characteristics of Bipolar RRAM by Field- and Temperature-Driven Filament Growth," *IEEE Trans. Electron. Devices*, vol. 58, no. 12, pp. 4309–4317, 2011.
- [46] K. Kim, D. S. Jeong, and C. S. Hwang, "Nanofilamentary resistive switching in binary oxide system; A review on the present status and outlook," *Nanotechnology*, vol. 22, no. 25, 2011.
- [47] J. Y. Son and Y.-H. Shin, "Direct observation of conducting filaments on resistive switching of NiO thin films," *Appl. Phys. Lett.*, vol. 92, p. 222106, 2008.

- [48] M. Wu, W. Jang, C. Lin, and T. Tseng, "A study on low-power, nanosecond operation and multilevel bipolar resistance switching in Ti/ZrO<sub>2</sub>/Pt nonvolatile memory with 1T1R architecture," *Semicond. Sci. Tech.*, vol. 27, p. 065010, 2012.
- [49] S. Lee, Y. Kim, M. Chang, K. Kim, C. Lee, J. Hur, G. Park, D. Lee, M. Lee, C. Kim, U. Chung, I. Yoo, and K. Kim, "Multi-level switching of triple-layered TaOx RRAM with excellent reliability for storage class memory," in *Digest of Technical Papers - Symposium on VLSI Technology*, pp. 71–72, Digest of Technical Papers - Symposium on VLSI Technology, 2012.
- [50] L. Goux, Y. Chen, L. Pantisano, X. Wang, G. Groeseneken, M. Jurczak, and D. J. Wouters, "On the Gradual Unipolar and Bipolar Resistive Switching of TiN/HfO<sub>2</sub>/Pt Memory Systems," *Electrochem. Solid State Lett.*, vol. 13, no. 6, pp. G54–G56, 2010.
- [51] F. Nardi, S. Larentis, S. Balatti, D. Gilmer, and D. Ielmini, "Resistive switching by voltage-driven ion migration in bipolar RRAMPart I: Experimental study," *IEEE Trans. Electron Devices*, vol. 59, no. 9, pp. 2461–2467, 2012.
- [52] S. Yu, Y. Wu, R. Jeyasingh, D. Kuzum, and H. P. Wong, "An Electronic Synapse Device Based on Metal Oxide Resistive Switching Memory for Neuromorphic Computation," *IEEE Trans. Electron Devices*, vol. 58, pp. 2729–2737, 2011.
- [53] J. Sun, Q. Liu, H. Xie, X. Wu, F. Xu, T. Xu, S. Long, H. Lv, Y. Li, L. Sun, and M. Liu, "In situ observation of nickel as an oxidizable electrode material for the solid-electrolyte-based resistive random access memory," *Appl. Phys. Lett.*, vol. 102, no. 5, pp. 53502/1–, 2013.
- [54] T. Liu, M. Verma, Y. Kang, and M. K. Orlowski, "Coexistence of Bipolar and Unipolar Switching of Cu and Oxygen Vacancy Nanofilaments in Cu/TaOx/Pt Resistive Devices," *ECS Solid State Letters*, vol. 1, no. 1, pp. Q11–13, 2012.

- [55] Y. Kang, T. Liu, T. Potnis, and M. K. Orlowski, "Composite Cu/V-O and V-O/Cu Nanofilaments in Cu/Ta<sub>2</sub>O<sub>5</sub>/Pt Devices," *ECS Solid State Letters*, vol. 2, no. 7, pp. Q54–Q57, 2013.
- [56] K. Tsunoda, K. Kinoshita, H. Noshiro, Y. Yarnazaki, T. Lizuka, Y. Ito, A. Takahashi, A. Okano, Y. Sato, T. Fukano, M. Aoki, and Y. Sugiyama, "Low power and high speed switching of Ti-doped NiO ReRAM under the unipolar voltage source of less than 3V," in *IEEE International Electron Devices Meeting, Washington, DC*, pp. 767–770, 2007 Ieee International Electron Devices Meeting, Vols 1 and 2, 2007.
- [57] J. Lee, J. Shin, D. Lee, W. Lee, S. Jung, M. Jo, J. Park, K. Biju, S. Kim, S. Park, and H. Hwang, "Diode-less nano-scale ZrO<sub>x</sub>/HfO<sub>x</sub> RRAM device with excellent switching uniformity and reliability for high-density cross-point memory applications," in *IEDM Tech. Dig.*, pp. 451–453, IEDM Tech. Dig., 2010.
- [58] J. Lee, E. M. Bourim, W. Lee, J. Park, M. Jo, S. Jung, J. Shin, and H. Hwang, "Effect of ZrOx/HfOx bilayer structure on switching uniformity and reliability in nonvolatile memory applications," *Appl. Phys. Lett.*, vol. 97, p. 172105, 2010.
- [59] D. Ielmini, F. Nardi, and C. Cagli, "Resistance-dependent amplitude of random telegraph-signal noise in resistive switching memories," *Appl. Phys. Lett.*, vol. 96, no. 5, pp. 53503/1–3, 2010.
- [60] D. Lee, J. Lee, M. Jo, J. Park, M. Siddik, and H. Hwang, "Noise-Analysis-Based Model of Filamentary Switching ReRAM With ZrO\_x/HfO\_x Stacks," *Electron Device Letters, IEEE*, vol. 32, pp. 964– 966, 2011.
- [61] M. Terai, Y. Sakotsubo, Y. Saito, S. Kotsuji, and H. Hada, "Effect of bottom electrode of ReRAM with Ta2O5/TiO2 stack on RTN and retention," in 2009 IEEE International Electron Devices Meeting (IEDM), pp. 1–4, 2009.
- [62] L. Goux, A. Fantini, G. Kar, Y. Chen, N. Jossart, R. Degraeve, S. Clima, B. Govoreanu, G. Lorenzo, G. Pourtois, D. Wouters, J. Kittl,

L. Altimime, and M. Jurczak, "Ultralow sub-500nA operating current high-performance TiN/Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Hf/TiN bipolar RRAM achieved through understanding-based stack-engineering," in *Symposium on VLSI Technology*, pp. 159–160, 2012.

- [63] D. Lee, J. Woo, E. Cha, S. Park, S. Lee, J. Park, and H. Hwang, "Defect Engineering Using Bilayer Structure in Filament-Type RRAM," *IEEE Electron Device Lett.*, vol. 34, no. 10, pp. 1250–1252, 2013.
- [64] A. Wedig, M. Luebben, D.-Y. Cho, M. Moors, K. Skaja, V. Rana, T. Hasegawa, K. Adepalli, B. Yildiz, R. Waser, and I. Valov, "Nanoscale cation motion in TaOx, HfOx and TiOx memristive systems," *Nat. Nanotechnol.*, vol. 11, no. 1, pp. 67–74, 2016.
- [65] D. Ielmini and R. Waser, Resistive Switching From Fundamentals of Nanoionic Redox Processes to Memristive Device Applications. Wiley-VCH, 2016.
- [66] R. Waser, Nanotechnology, Volume 4: Information Technology II. Wiley-VCH-Verlag, Weinheim, 2008.
- [67] S. Stille, C. Lenser, R. Dittmann, A. Koehl, I. Krug, R. Muenstermann, J. Perlich, C. M. Schneider, U. Klemradt, and R. Waser, "Detection of filament formation in forming-free resistive switching SrTiO3 devices with Ti top electrodes," *Appl. Phys. Lett.*, vol. 100, no. 22, pp. 223503/1– 4, 2012.
- [68] A. Sharma, M. Noman, M. Abdelmoula, M. Skowronski, and J. Bain, "Electronic instabilities leading to electroformation of binary metal oxide-based resistive switches," *Adv. Funct. Mater.*, vol. 24, pp. 5522– 5529, 2014.
- [69] R. Waser and M. Wuttig, "Function by Defects at the Atomic Scale - New Concepts for Non-Volatile Memories," in 35th European Solid-State Circuits Conference (ESSCIRC 2009), Athens, GREECE, pp. 66– 73, 2009 Proceedings of Esscirc, 2009.
- [70] J. J. Yang, F. Miao, M. D. Pickett, D. A. A. Ohlberg, D. Stewart, C. N. Lau, and R. S. Williams, "The mechanism of electroforming of metal
oxide memristive switches," *Nanotechnology*, vol. 20, no. 21, p. 215201, 2009.

- [71] J. J. Yang, M. D. Pickett, X. Li, D. A. A. Ohlberg, D. R. Stewart, and R. S. Williams, "Memristive switching mechanism for metal oxide metal nanodevices," *Nat. Nanotechnol.*, vol. 3, no. 7, pp. 429–433, 2008.
- [72] J. H. Hur, M.-J. Lee, C. B. Lee, Y.-B. Kim, and C.-J. Kim, "Modeling for bipolar resistive memory switching in transition-metal oxides," *Phys. Rev. B*, vol. 82, pp. 155321–, 2010.
- [73] A. Marchewka, R. Waser, and S. Menzel, "Physical Simulation of Dynamic Resistive Switching in Metal Oxides Using a Schottky Contact Barrier Model," in 2015 International Conference On Simulation of Semiconductor Processes and Devices (SISPAD), 9-11 September, Washington D.C, USA, pp. 297–300, 2015 International Conference On Simulation of Semiconductor Processes and Devices (SISPAD), 9-11 September, Washington D.C, USA, 2015.
- [74] A. Marchewka, B. Roesgen, K. Skaja, H. Du, C.-L. Jia, J. Mayer, V. Rana, R. Waser, and S. Menzel, "Nanoionic Resistive Switching Memories: On the Physical Nature of the Dynamic Reset Process," *Advanced Electronic Materials*, vol. 2, no. 1, 2016.
- [75] C. Chen, L. Goux, A. Fantini, A. Redolfi, S. Clima, R. Degraeve, Y. Chen, G. Groeseneken, and M. Jurczak, "Understanding the impact of programming pulses and electrode materials on the endurance properties of scaled Ta<sub>2</sub>O<sub>5</sub> RRAM cells," in *Technical Digest - International Electron Devices Meeting, IEDM* (I. of Electrical and E. E. Inc., eds.), pp. 14.2.1–14.2.4, Technical Digest - International Electron Devices Meeting, IEDM, 2015.
- [76] L. Goux, A. Fantini, Y. Y. Chen, A. Redolfi, R. Degraeve, and M. Jurczak, "Evidences of Electrode-Controlled Retention Properties in Ta2O5-Based Resistive-Switching Memory Cells," *ECS Solid State Lett.*, vol. 3, no. 11, pp. Q79–Q81, 2014.

- [77] C. Hsu, C. Wan, I. Wang, M. Chen, C. Lo, Y. Lee, W. Jang, C. Lin, and T. Hou, "3D vertical TaOx/TiO2 RRAM with over 103 self-rectifying ratio and sub- micronA operating current," in *Electron Devices Meeting* (*IEDM*), 2013 *IEEE International*, pp. 10.4.1–10.4.4, Electron Devices Meeting (IEDM), 2013 IEEE International, 2013.
- [78] A. Prakash, D. Jana, and S. Maikap, "TaOx-based resistive switching memories: Prospective and challenges," *Nanoscale Research Letters*, vol. 8, no. 1, pp. 1–17, 2013.
- [79] W. Kim, B. Roesgen, T. Breuer, S. Menzel, D. Wouters, R. Waser, and V. Rana, "Nonlinearity analysis of TaOx redox-based RRAM," *Microelectronic Engineering*, vol. 154, pp. 38–41, 2016.
- [80] J. J. Yang, J. P. Strachan, F. Miao, M. Zhang, M. D. Pickett, W. Yi, D. A. A. Ohlberg, G. Medeiros-Ribeiro, and R. S. Williams, "Metal TiO interfaces for memristive switches," *Appl. Phys. A - Mater. Sci. Process.*, vol. 102, no. 4, pp. 785–789, 2011.
- [81] Y. S. Chen, H. Y. Lee, P. S. Chen, P. Y. Gu, W. H. Liu, W. S. Chen, Y. Y. Hsu, C. H. Tsai, F. Chen, M. J. Tsai, and C. Lien, "Good Endurance and Memory Window for Ti/HfO(x) Pillar RRAM at 50-nm Scale by Optimal Encapsulation Layer," *IEEE Electron Device Lett.*, vol. 32, no. 3, pp. 390–392, 2011.
- [82] Y. Guo and J. Robertson, "Origin of the high work function and high conductivity of MoO<sub>3</sub>," *Appl. Phys. Lett.*, vol. 105, p. 222110, 2014.
- [83] Y. Guo and J. Robertson, "Materials selection for oxide-based resistive random access memories," *Appl. Phys. Lett.*, vol. 105, no. 22, pp. 223516/1–5, 2014.
- [84] J. Robertson and S. Clark, "Limits to doping in oxides," Phys. Rev. B: Condens. Matter, vol. 83, no. 7, pp. 075205 1–7, 2011.
- [85] Y. Guo and J. Robertson, "Material selection for oxide-based resistive random access memories," *Appl. Phys. Lett.*, vol. 105, no. 22, p. 223516, 2014.

- [86] H. Schroeder, V. V. Zhirnov, R. K. Cavin, and R. Waser, "Voltage-time dilemma of pure electronic mechanisms in resistive switching memory cells," J. Appl. Phys., vol. 107, no. 5, pp. 054517/1–8, 2010.
- [87] S. Menzel, M. Salinga, U. Böttger, and M. Wimmer, "Physics of the switching kinetics in resistive memories," Adv. Funct. Mater., vol. 25, no. 40, pp. 6306–6325, 2015.
- [88] Y. Nishi, K. Fleck, U. Boettger, R. Waser, and S. Menzel, "Effect of RESET Voltage on Distribution of SET Switching Time of Bipolar Resistive Switching in a Tantalum Oxide Thin Film," *IEEE Trans. Electron Devices*, vol. 62, no. 5, pp. 1561–1567, 2015.
- [89] Y. Nishi, S. Menzel, K. Fleck, U. Boettger, and R. Waser, "Origin of the SET Kinetics of the Resistive Switching in Tantalum Oxide Thin Films," *IEEE Electron Device Lett.*, vol. PP, no. 99, p. 1, 2013.
- [90] R. Degraeve, A. Fantini, S. Clima, B. Govoreanu, L. Goux, Y. Chen, D. Wouters, P. Roussel, G. Kar, G. Pourtois, S. Cosemans, J. Kittl, G. Groeseneken, M. Jurczak, and L. Altimime, "Dynamic Hour Glass Model for SET and RESET in HfO<sub>2</sub> RRAM," *Proceedings of the 2012* Symposium on VLSI Technology, p. 75, 2012.
- [91] A. Marchewka, R. Waser, and S. Menzel, "A 2D Axisymmetric Dynamic Drift-Diffusion Model for Numerical Simulation of Resistive Switching Phenomena in Metal Oxides," in 2016 International Conference On Simulation of Semiconductor Processes and Devices (SISPAD), 2016.
- [92] A. Schönhals, D. J. Wouters, A. Marchewka, T. Breuer, K. Skaja, V. Rana, S. Menzel, and R. Waser, "Critical ReRAM Stack Parameters Controlling Complementary versus Bipolar Resistive Switching," in *Memory Workshop (IMW)*, 2015 IEEE International, pp. 73–76, Memory Workshop (IMW), 2015 IEEE International, 2015.
- [93] A. Prakash, S. Maikap, H. Chiu., T. Tien, and C. Lai, "Enhanced resistive switching memory characteristics and mechanism using a Ti nanolayer at the W/TaO<sub>x</sub>interface," *Nanoscale Res. Lett.*, vol. 9, no. 1, pp. 125–133, 2014.

- [94] H. Lv, X. Xu, H. Liu, R. Liu, Q. Liu, W. Banerjee, H. Sun, S. Long, L. Li, and M. Liu, "Evolution of conductive filament and its impact on reliability issues in oxide-electrolyte based resistive random access memory," *Scientific Reports*, vol. 5, p. 7764, 2015.
- [95] K. Kinoshita, K. Tsunoda, Y. Sato, H. Noshiro, Y. Yamazaki, T. Fukano, S. Yagaki, M. Aoki, and Y. Sugiyama, "Reduction of reset current in NiO-ReRAM brought about by ideal current limiter," in 22nd IEEE Non-Volatile Semiconductor Memory Workshop, Monterey, CA, pp. 66– 7, Fujitsu Lab. LTD., Atsugi Japan, 2007 22nd Ieee Non-Volatile Semiconductor Memory Workshop, 2007.
- [96] Y.-S. Fan, L. Zhang, D. Crotti, T. Witters, M. Jurczak, and B. Govoreanu, "Direct Evidence of the Overshoot Suppression in Ta<sub>2</sub>O<sub>5</sub>-Based Resistive Switching Memory with an Integrated Access Resistor," *IEEE Electron Device Lett.*, vol. 36, no. 10, pp. 1027–1029, 2015.
- [97] T. Choudhury, S. . Saied, J. L. Sullivan, and A. M. Abbot, "Reduction of oxides of iron, cobalt, titanium and niobium by low-energy ion bombardment," *J. Phys. D: Appl. Phys. J. Phys. D: Appl. Phys*, vol. 22, pp. 1185–1185, 1989.
- [98] J. Sullivan, S. Saied, and T. Choudhury, "Effects of low-energy ion beam bombardment on metal oxides," J. Phys. Condens. Mat., vol. 5, pp. A291–A292, 1993.
- [99] W. D. Song, J. F. Ying, W. He, V. Y. Zhuo, R. Ji, H. Q. Xie, S. K. Ng, S. L. G. Ng, and Y. Jiang, "Nano suboxide layer generated in Ta<sub>2</sub>O<sub>5</sub> by Ar+ ion irradiation," *Appl. Phys. Lett.*, vol. 106, no. 3, pp. 31602/1–4, 2015.
- [100] R. Elliman, M. Saleh, T. Kim, D. Venkatachalam, K. Belay, S. Ruffell, P. Kurunczi, and J. England, "Application of ion-implantation for improved non-volatile resistive random access memory (ReRAM)," *Nuclear Instruments and Methods in Physics Research, Section B: Beam Interactions with Materials and Atoms*, 2013.

- [101] E. Linn, R. Rosezin, C. Kügeler, and R. Waser, "Complementary Resistive Switches for Passive Nanocrossbar Memories," *Nat. Mater.*, vol. 9, no. 5, pp. 403–406, 2010.
- [102] M.-J. Lee, Y. Park, B.-S. Kang, S.-E. Ahn, C. Lee, K. Kim, W. Xianyu, G. Stefanovich, J.-H. Lee, S.-J. Chung, Y.-H. Kim, C.-S. Lee, J.-B. Park, and I.-K. Yoo, "2-stack 1D-1R cross-point structure with oxide diodes as switch elements for high density resistance RAM applications," in 2007 *IEEE International Electron Devices Meeting - IEDM '07*, pp. 771–774, Samsung Adv. Inst. of Technol., Gyeonggi South Korea, IEDM Tech. Dig., 2007.
- [103] L. Zhang, S. Cosemans, D. J. Wouters, B. Govoreanu, G. Groeseneken, and M. Jurczak, "Analysis of Vertical Cross-Point Resistive Memory (VRRAM) for 3D RRAM Design," 2013 5th Ieee International Memory Workshop (imw), pp. 155–158, 2013.
- [104] J. J. Yang, M. Zhang, M. D. Pickett, F. Miao, J. P. Strachan, W. D. Li, W. Yi, D. A. A. Ohlberg, B. J. Choi, W. Wu, J. H. Nickel, G. Medeiros-Ribeiro, and R. S. Williams, "Engineering nonlinearity into memristors for passive crossbar applications," *Appl. Phys. Lett.*, vol. 100, no. 11, pp. 113501/1–, 2012.
- [105] Yi-Chou-Chen, C. F. Chen, C. T. Chen, J. Y. Yu, S. Wu, S. L. Lung, R. Liu, and Chih-Yuan-Lu, "An access-transistor-free (0T/1R) non-volatile resistance random access memory (RRAM) using a novel threshold switching, self-rectifying chalcogenide device," in *IEEE International Electron Devices Meeting 2003, Washington, DC, USA, 08/12/2003-10/12/2003*, pp. 37.4.1–4, Macronix Int Co, Ltd, Hsin-Chu, Taiwan, Pisacataway, NJ, USA: IEEE, 2003.
- [106] S. Kim, J. Zhou, K.-H. Kim, and W. Lu, "Crossbar RRAM Arrays: Selector Device Requirements During Read Operation," *Electron Devices*, *IEEE Transactions on*, vol. 61, no. 5, pp. 1369–1376, 2014.
- [107] E. Linn, R. Rosezin, S. Tappertzhofen, U. Böttger, and R. Waser, "Logic Operations in Passive Complementary Resistive Switch Crossbar

Arrays," in *Technical Digest of Frontiers in Electronic Materials* (J. Heber, D. Schlom, Y. Tokura, R. Waser, and M. Wuttig, eds.), pp. 192–193, Nature Conferences, 2012.

- [108] F. Lentz, B. Roesgen, V. Rana, D. J. Wouters, and R. Waser, "Current Compliance-Dependent Nonlinearity in TiO<sub>2</sub> ReRAM," *IEEE Electron Device Lett.*, vol. 34, no. 8, pp. 996–998, 2013.
- [109] L. Goux, A. Fantini, R. Degraeve, N. Raghavan, R. Nigon, S. Strangio, G. Kar, D. Wouters, Y. Chen, M. Komura, F. D. Stefano, V. Afanas'Ev, and M. Jurczak, "Understanding of the intrinsic characteristics and memory trade-offs of sub-μA filamentary RRAM operation," in *Digest* of Technical Papers - Symposium on VLSI Technology, pp. T162–T163, Digest of Technical Papers - Symposium on VLSI Technology, 2013.
- [110] H. J. Wan, P. Zhou, L. Ye, Y. Y. Lin, T. A. Tang, H. M. Wu, and M. H. Chi, "In Situ Obersvation of Compliance-Current Overshoot and Its effect on Resistive Switching," *IEEE Electron Device Lett.*, vol. 31, no. 3, pp. 246–248, 2010.
- [111] C. Rohde, B. Choi, D. Jeong, S. Choi, J. Zhao, and C. Hwang, "Identification of a determining parameter for resistive switching of TiO<sub>2</sub> thin films," *Appl. Phys. Lett.*, vol. 86, no. 26, pp. 262907/1–3, 2005.
- [112] A. Siemon, T. Breuer, N. Aslam, S. Ferch, W. Kim, J. van den Hurk, V. Rana, S. Hoffmann-Eifert, R. Waser, S. Menzel, and E. Linn, "Realization of Boolean Logic Functionality using Redox-based Memristive Devices," *Adv. Funct. Mater.*, vol. 25, no. 40, pp. 6414–6423, 2015.
- [113] P. S. Bernardson, "Modulo Adder," US patent, p. 4598266, 1986.
- [114] A. A. El-Slehdar, A. H. Fouad, and A. G. Radwan, "Memristor based Nbits redundant binary adder," *Microelectronics Journal*, vol. 46, pp. 207– 213, 2015.
- [115] E. Linn, A. Siemon, R. Waser, and S. Menzel, "Applicability of Well-Established Memristive Models for Simulations of Resistive Switching

Devices," *IEEE Transactions on Circuits and Systems - Part I: Regular Papers (TCAS-I)*, vol. 61, no. 8, pp. 2402 – 2410, 2014.

- [116] B. Hayes, "Third Base," American Scientist, vol. 86, no. 6, p. 490, 2001.
- [117] J. Borghetti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, and R. S. Williams, "Memristive switches enable stateful logic operations via material implication," *Nature*, vol. 464, no. 7290, pp. 873–876, 2010.
- [118] E. Linn, R. Rosezin, S. Tappertzhofen, U. Böttger, and R. Waser, "Beyond von Neumann-logic operations in passive crossbar arrays alongside memory operations," *Nanotechnology*, vol. 23, p. 305205, 2012.
- [119] E. Lehtonen and M. Laiho, "Stateful Implication Logic with Memristors," 2009 IEEE/ACM International Symposium on Nanoscale Architectures, pp. 33–36, 2009.
- [120] S. Kvatinsky, E. G. Friedman, A. Kolodny, and U. C. Weiser, "Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 22, no. 10, pp. 2054–2066, 2013.
- [121] P.-E. Gaillardon, L. Amaru, A. Siemon, E. Linn, R. Waser, A. Chattopadhyay, and G. D. Micheli, "The Programmable Logic-in-Memory (PLiM) Computer," *DATE Conference (accepted)*, pp. 1–6, 2016.

Band / Volume 36 Integration and Characterization of Atomic Layer Deposited TiO<sub>2</sub> Thin Films for Resistive Switching Applications

M. Reiners (2014), xiv, 166 pp ISBN: 978-3-89336-970-6

Band / Volume 37 **Resistive switching in ZrO<sub>2</sub> based metal-oxide-metal structures** I. Kärkkänen (2014), xviii, 125 pp ISBN: 978-3-89336-971-3

Band / Volume 38 Resistive switching phenomena of extended defects in Nb-doped SrTiO<sub>3</sub> under influence of external gradients

C. Rodenbücher (2014), xiii, 200 pp ISBN: 978-3-89336-980-5

Band / Volume 39 **Micro-spectroscopic investigation of valence change processes in resistive switching SrTiO<sub>3</sub> thin films** A. Köhl (2014), viii, 166 pp ISBN: 978-3-89336-988-1

Band / Volume 40 Strained Silicon and Silicon-Germanium Nanowire Tunnel FETs and Inverters S. Richter (2014), iii, 117 pp

ISBN: 978-3-95806-002-9

Band / Volume 41 Integration of Redox-Based Resistive Switching Memory Devices F. Lentz (2014), i, 166 pp ISBN: 978-3-95806-019-7

Band / Volume 42 Ladungstransportuntersuchungen an nanofunktionalen Bauelementen mit Diodencharakteristik basierend auf funktionalisierten Nanopartikeln N. Babajani (2015), iv, 138, XLVII ISBN: 978-3-95806-026-5

Band / Volume 43 **Transport and Noise Properties of Nanostructure Transistors for Biosensor Applications** J. Li (2015), vii, 175 pp ISBN: 978-3-95806-034-0 Band / Volume 44 Quantitative scanning tunneling spectroscopy of non-polar III-V compound semiconductor surfaces M. Schnedler (2015), 122 pp ISBN: 978-3-95806-075-3

Band / Volume 45 **Model-based Algorithm Development with Focus on Biosignal Processing** Y. Yao (2015), x, 169 pp ISBN: 978-3-95806-080-7

Band / Volume 46 Growth and characterization of crystalline rare-earth based thin oxide fims for the application as gate dielectric in nanotechnology A. B. Schäfer (2015), xiii, 157 pp ISBN: 978-3-95806-111-8

Band / Volume 47 TEM/STEM Investigations of Phase Change Materials for Non-volatile Memory Applications M. Bornhöfft (2017), viii, 135 pp

ISBN: 978-3-95806-221-4

Band / Volume 48 Investigation of ternary nitride semiconductor alloys by scanning tunneling microscopy V. Portz (2017), 140 pp ISBN: 978-3-95806-232-0

Band / Volume 49 **Redox processes and ionic transport in resistive switching binary metal oxides** K. Skaja (2017), VII, 203 pp ISBN: 978-3-95806-236-8

Band / Volume 50 Investigation of switching mechanism in  $Ta_2O_5$ -based ReRAM devices W. Kim (2017), iii, 138 pp ISBN: 978-3-95806-261-0

Weitere Schriften des Verlags im Forschungszentrum Jülich unter http://wwwzb1.fz-juelich.de/verlagextern1/index.asp

Information Band/Volume 50 ISBN 978-3-95806-261-0

